

Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

Continuity of document content

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

Continuity of ordering part numbers

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.



S6BP203A

ASSP, 42V, 2.4A, Synchronous Buck-boost DC/DC Converter IC

S6BP203A is a 1-Ch Buck-boost DC/DC converter IC with four built-in switching FETs. This IC is able to supply up to 2.4A of load current within the very wide range from 2.5V to 42V in the input voltage. This IC has an operation mode that is automatically changed to PFM operation during low load, which can achieve super-high efficiency with a very low quiescent current 50 µA. It is possible to provide stable output voltage from an automotive cold cranking and load dump, up to 42V, conditions within 1 ms transition time. As a result, this IC is suitable for power supply solutions of automotive and Industrial applications. This IC has the SYNC function, which is capable of selecting the SYNC_IN that is able to inputs an external clock signal. When an external clock signal in the range from 200 kHz to 400 kHz is inputted, the FETs perform the switching operation from an internal clock. The internal clock signal in the range from 200 kHz to 2.1 MHz can be set by an external resistor. Since external voltage setting resistors and phase compensation capacitors are not required with this IC, it can reduce the number of parts and a part mounting area. This IC has five protection (output OVP), output over voltage protection (output OVP), output over voltage protection (output OVP), output over current protection (output OCP), and thermal shutdown (TSD). Moreover, this IC has the power good (PG) function that indicates the state of the output voltage (VOUT pin). When the output voltage reaches the PG voltage, the PG signal is outputted.


Features

- ■Wide input voltage range: 2.5V to 42V
- ■Output voltage: 3.3V
- ■Wide operating frequency range: 200 kHz to 2.1 MHz
- External synchronized clock range: 200 kHz to 400 kHz
- SYNC function
 SYNC_IN: External clock input (Unless inputting clock, this IC operates by internal clock)
- Super-high efficiency by PFM operation (When setting MODE pin to a low level)
- Automatic PWM/PFM switching operation and fixed PWM operation are selectable by MODE pin
- Built-in switching FET
- Synchronous current mode architecture
- ■Shutdown current: Lower than 1 µA
- ■Quiescent current: 50 µA
- Power Good Monitor
 Output voltage monitoring by window comparator
 Power-on reset time: 14 ms
- Soft start time without load dependence: 0.9 ms (When switching frequency = 2.1 MHz)
- Enhanced protection functions
 Input under voltage lockout
 Output under voltage protection: 92.0%
 Output over voltage protection: 108.0%
 Output over current protection
 - □ Thermal shutdown
- ■Small ETSSOP16 package (exposed PAD): 5 mm × 6.4 mm
- ■AEC-Q100 compliant (Grade-1)

Applications

- Advanced driver assistance systems (ADAS)
- Instrument cluster
- ■Automotive applications
- Industrial applications

Block Diagram



198 Champion Court •

San Jose, CA 95134-1709 • 408-943-2600 Revised December 13, 2018



More Information

Cypress provides a wealth of data at www.cypress.com/pmic to help you to select the right PMIC device for your design, and to help you to quickly and effectively integrate the device into your design. Following is an abbreviated list for S6BP203A.

Overview: Automotive PMIC Portfolio, Automotive PMIC Roadmap

Product Selector:

□ S6BP203A:

- 1-Ch Buck-Boost Automotive PMIC
- Application Notes: Cypress offers S6BP203A application notes. Recommended application notes for getting started with S6BP203A are:
 - □ AN99497: Designing a Power Management System with S6BP201A, S6BP202A, and S6BP203A
 - □ AN201006: Thermal Considerations and Parameters

Evaluation Kit Operation Manual:
 S6SBP203A8FVA1001:
 Power block of automotive instrument cluster

Related Products:

S6BP201A, S6BP202A,:
 1-Ch Buck-Boost Automotive PMIC
 S6BP401A:
 6-Ch Automotive PMIC for ADAS
 S6BP501A, S6BP502A:
 3-Ch Automotive PMIC for Instrument Cluster




Contents

Feat	ures	1
Арр	lications	1
Blog	k Diagram	1
Mor	e Information	2
1.	Pin Assignment	4
2.	Pin Descriptions	4
3.	Architecture Block Diagram	6
4.	Absolute Maximum Ratings	7
5.	Recommended Operating Conditions	7
6.	Electrical Characteristics	8
7.	Functional Description	9
7.1	Block Description	9
7.2	Protection Function Table	10
8.	Application Circuit Example and Parts list	11
9.	Application Note	12
9.1	Setting the Operation Conditions	12
10.	Reference Data	14
11.	Usage Precaution	16
12.	RoHS Compliance Information	16
13.	Ordering Information	16
14.	Package Dimensions	17
15.	Major Changes	18
Doc	ument History	18
Sale	s, Solutions, and Legal Information	19



1. Pin Assignment

Figure 1-1 Pin Assignment




2. Pin Descriptions

Table 2-1 Pin Descriptions

Pin No.	Pin Name	I/O	Description
1	PGND1	-	GND pin for built-in switching FET
2	LX1	0	Inductor connection pin
3	PVIN	-	Power supply pin for PWM controller and switching FETs
4	BST	-	BST(Boost) capacitor connection pin
5	VIN	-	Power supply pin
6	ENA	-	DC/DC converter enable pin
7	MODE	Ι	PWM/PFM operation control pin For the MODE pin setting, refer to "9.1 Setting the Operation Conditions"
8	VCC	0	VCC capacitor connection pin LDO output pin of Internal reference voltage
9	GND	-	GND pin
10	PG	0	Open drain output pin for power good When being used, connect PG pin to VOUT pin. When not being used, leave PG pin open.
11	SYNC	Ι	External clock input pin. For the SYNC pin setting, refer to "9.1 Setting the Operation Conditions"
12	RT	0	Timing resistor connection pin for internal clock (switching frequency) For the resistance, refer to "9.1 Setting the Operation Conditions"
13	FB		Output voltage feedback pin
14	VOUT	0	DC/DC converter output pin
15	LX2	0	Inductor connection output pin.
16	PGND2	Ι	GND pin for built-in switching FET
EP	GND	-	GND pin




Figure 2-1 I/O Pin Equivalent Circuit Diagram





3. Architecture Block Diagram

Figure 3-1 Architecture Block Diagram





4. Absolute Maximum Ratings

Parameter	Symbol	Condition	Ra	ting	Unit
Parameter	Symbol	Condition	Min	Max	Unit
	V _{VIN}	VIN pin	-0.3	+48.0	V
Power supply voltage (*1)	VPVIN	PVIN pin	-0.3	+48.0	V
	Vvcc	VCC pin	-0.3	+6.9	V
	VBST	BST pin	-0.3	+48.0	V
	V _{LX1}	LX1 pin	-2.0	+48.0	V
	V _{LX2}	LX2 pin	-2.0	+6.9	V
	VFB	FB pin	-0.3	Vvcc	V
Terminal voltage(*1)	Vrt	RT pin	-0.3	Vvcc	V
	VMODE	MODE pin	-0.3	Vvcc	V
	Vsync	SYNC pin	-0.3	Vvcc	V
	Vena	ENA pin	-0.3	+48.0	V
	Vpg	PG pin	-0.3	+6.9	V
Difference voltage(*1)	V _{BST-LX}	Between BST–LX1 pins	-0.3	+6.9	V
Dillerence voltage(1)	V_{GND}	Between GND–PGND1 pins, Between GND–PGND2 pins	-0.3	+0.3	V
PG output current	I _{PG}	PG pin	-3	0	mA
Power dissipation (*1)	PD	Ta ≤ ±25°C	0	3324 (*2)	mW
Storage temperature	T _{STG}	-	-55	+150	°C

*1: When PGND1 = PGND2 = GND = 0V

*2: When the product is mounted on 76.2 mm × 114.3 mm, four-layer FR-4 board

Warning:

1. Semiconductor devices may be permanently damaged by application of stress (including, without limitation, voltage, current or temperature) in excess of absolute maximum ratings. Do not exceed any of these ratings.

5. Recommended Operating Conditions

Parameter	Symbol		Condition		Unit		
Farameter	Symbol		Condition	Min	Тур	Max	Unit
Dower oupply yeltere (*1)	Mana a		At start-up	5.0	12.0	42.0	V
Power supply voltage (*1)	Vvin	VIN pin	After start-up	2.5	12.0	42.0	V
	VBST	BST pin		0.0	-	47.5	V
	V _{LX1}	LX1 pin		-1.0	+12.0	+42.0	V
	V _{LX2}	LX2 pin		-1.0	-	+5.5	V
Terminal valtage (*1)	Vfb	FB pin		0.0	-	5.5	V
Terminal voltage (*1)	VMODE	MODE p	in	0.0	-	5.5	V
	VSYNC	SYNC pi	n	0.0	-	5.5	V
	Vena	ENA pin		0.0	12.0	42.0	V
VPC		PG pin			-	5.5	V
Difference voltage(*1) V _{BST-LX1}		Between BST-LX1 pins			-	5.5	V
Difference voltage(*1)	V_{GND}	Between	GND-PGND1 pins, Between GND-PGND2 pins	-0.05	0.00	+0.05	V
PG output current	I _{PG}	PG pin (sink current)			-	1	mA
BST capacitance	CBST	Between BST-LX1 pins			0.100	0.470	μF
VCC capacitance	Cvcc	Between VCC-GND pins			4.7	10.0	μF
Timing resistance	R _{RT}	Between RT-GND pins. When using internal clock			-	270	kΩ
Operating ambient Temperature	Та		-	-40	+25	+125	°C

*1: When PGND1 = PGND2 = GND = 0V

Warning:

1. The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated under these conditions.

- 2. Any use of semiconductor devices will be under their recommended operating condition.
- 3. Operation under any conditions other than these conditions may adversely affect reliability of device and could result in device failure.
- 4. No warranty is made with respect to any use, operating conditions or combinations not represented on this data sheet. If you are considering application under any conditions other than listed herein, please contact sales representatives beforehand.



6. Electrical Characteristics

VIN=PVIN=12V, ENA=	5V
--------------------	----

(Unless specified otherwise, these are the electrical characteristics under the recomm	ended operating environment.)
--	-------------------------------

Buck-boost DC/DC converter Block Switch eakag Soft-s Maxim Curren SV LDO block VIN UVLO block VIN UVLO block VIN UVLO block VIN UVLO block VIN U VCC UVLO block VIN U VCC UVLO block VIN U VCC U SVNC block SVNC block SVNC block SVNC block SVNC block SVNC block SVNC block SVNC block SVNC block SVNC block SVNC block SVNC SVNC SVNC SVNC SVNC SVNC SVNC SVNC	T output voltage nput resistance ching FET esistance ching FET	Vvout Rfb Rhsidefet1 Rlsidefet1 Rhsidefet2	$I_{VOUT} = 0A$ EN = 0V, Ta = +25°C LX1 = -30 mA (Between PVIN-LX1) LX1 = 30 mA (Between LX1-PGND1) LX2 =-30 mA (Between	Min 3.251 2.53 -	Typ 3.300 3.17	Max 3.349	V
Buck-boost DC/DC converter Block Switch eakag Soft-s Maxim Curren 5V LDO block VIN UVLO block VIN UVLO block VIN UVLO block VIN UVLO block VIN UVLO block VIN UVLO block VIN UVLO block VIN U VCC UVLO block VIN U VCC UVLO block VIN U VCC U VIN U block SVNC block SVNC block SWICC SVNC SYNC SYNC SYNC SYNC SYNC SYNC SYNC SY	ching FET esistance	RHSIDEFET1 RLSIDEFET1 RHSIDEFET2	LX1 = -30 mA (Between PVIN-LX1) LX1 = 30 mA (Between LX1-PGND1) LX2 =-30 mA (Between	_		0.00	
Buck-boost DC/DC converter Block Switch leakag Soft-s Maxim Curren 5V LDO block VIN UVLO block VIN UVLO block SVIC SVNC SVNC SVNC SVNC SVNC SVNC SVNC SVN	esistance	RLSIDEFET1 RHSIDEFET2	LX1 = 30 mA (Between LX1-PGND1) LX2 =-30 mA (Between			3.80	MΩ
Buck-boost DC/DC converter Block Switch leakag Soft-s Maxim Curren 5V LDO block VIN UVLO block VIN UVLO block SVIC SVNC SVNC SVNC SVNC SVNC SVNC SVNC SVN	esistance	R _{HSIDEFET2}	LX1-PGND1) LX2 =-30 mA (Between	_	150	-	mΩ
Buck-boost DC/DC converter Block Switch leakag Soft-s Maxim Curren 5V LDO block VIN UVLO block VIN U VCC UVLO block SVILDO block VIN U VCC UVLO block SVILDO block VCC U VIN U VCC UVLO block SVILDO block SVILDO VCC U Leak o Low leak	esistance		LX2 =-30 mA (Between		150	-	mΩ
converter Block Switch leakag Soft-s Maxin Curren 5V LDO block VCC of VIN UVLO VIN U block VIN U VCC UVLO VCC U block VIN U VCC UVLO VCC 0 block VIN U VCC UVLO Block VIN U DOCC UVLO VCC 0 ENA pin Enabl ENA in MODE pin MODE OSC block Switch SYNC SYNC block (SYNC_IN) SYNC SYNC SYNC DOCC UVLO VCC 0 Leak of Low le	ching FET	_	VOUT-LX2)	-	150	Ι	mΩ
Switch leakag Soft-s Maxin Curren 5V LDO block VCC of VIN UVLO block VIN U VCC UVLO block VIN U VCC UVLO block VCC 0 ENA pin Enabl ENA in MODE OSC block Switch SYNC SYNC block (SYNC_IN) SYNC SYNC SYNC SYNC SYNC Lour Leak of Low leaged Low leaged	ching FET	RLSIDEFET2	LX2 = 30 mA (Between LX2-PGND2)	-	150	Ι	mΩ
SY LDO block Curren 5V LDO block VCC of VIN UVLO VIN U block VIN U VCC UVLO VCC U block VCC U ENA pin Enabl MODE pin MODE OSC block Switch SYNC block SYNC SYNC block SYNC SYNC block SYNC SYNC SYNC PG block VOUT VOUT VOUT VOUT VOUT VOUT Leak of Low le Low le	age current	ILEAK	-	-	-	5	μA
SYNC block SYNC block SYNC block SYNC block SYNC block SYNC block SYNC block SYNC block SYNC block SYNC SYNC block SYNC	start time	Tss	$R_{RT} = 22 k\Omega$	0.855	0.9	0.945	ms
5V LDO block VCC of VIN UVLO VIN UVLO VIN U block VIN U VCC UVLO VCC I block VCC I ENA pin Enable MODE pin MODE OSC block Switch SYNC block SYNC SYNC block SYNC SYNC block SYNC SYNC block SYNC SYNC SYNC VOUT VOUT VOUT VOUT VOUT VOUT VOUT Leak of Low le Low le	mum output current	Ινουτ	PVIN ≥ 7.5V, Ta = 25°C PVIN = 4.5V, Ta = 25°C	2.4 (*1) 1.0 (*1)	-	-	A
VIN UVLO block VIN U VCC UVLO block VCC UVLO block VCC U ENA pin Enabl Enabl ENA ii MODE pin MODE OSC block (SYNC_IN) SYNC	ent limit	I _{LIMT}	PVIN = 12V, L = 2.2µH	2.4 (*1)	-	Ι	Α
block VIN U VCC UVLO block VCC U ENA pin Enabl ENA i MODE pin MODE OSC block Switch SYNC block (SYNC_IN) SYNC SYNC SYNC UUT VOUT VOUT VOUT VOUT VOUT Leak o Low le	output voltage	V _{VCC}	VIN = 12V	4.9	5.0	5.1	V
VCC UVLO block VCC U ENA pin Enabl ENA ii MODE pin MODE OSC block Switch SYNC block (SYNC_IN) SYNC SYNC SYNC UOUT VOUT VOUT VOUT VOUT Leak o Low le	UVLO falling threshold	VUVLOVINHL	VIN input voltage when falling	2.30	2.40	2.50	V
block VCC I ENA pin Enabl ENA in MODE pin MODE OSC block Switch SYNC block (SYNC_IN) SYNC SYNC SYNC SYNC SYNC SYNC SYNC SYNC SYNC SYNC SYNC SYNC Leak of Low leaged	UVLO rising threshold	VUVLOVINLH	VIN input voltage when rising	4.55	4.75	4.95	V
ENA pin Enabl ENA i MODE pin MODE OSC block Switch SYNC block (SYNC_IN) SYNC SYNC SYNC VOUT VOUT VOUT VOUT VOUT VOUT Leak o Low le	UVLO falling threshold	VUVLOVCCHL	VCC input voltage when falling	2.30	2.40	2.50	V
ENA pin ENA in ENA in ENA in ENA in MODE MODE MODE Svitch SVNC	UVLO rising threshold	VUVLOVCCLH	VCC input voltage when rising	4.55	4.75	4.95	V
ENA pin ENA in ENA in ENA in ENA in MODE MODE MODE Svitch SVNC	ole condition	VENA	Enable voltage range	1.10	-	Vvin	V
MODE pin MODE OSC block SYNC block (SYNC_IN) SYNC SYNC SYNC SYNC SYNC SYNC VOUT VOUT VOUT VOUT VOUT VOUT Leak of Low lea		VDSB	Disable voltage range	0.0	-	0.2	V
MODE pill MODE OSC block SYNC block (SYNC_IN) SYNC SYNC SYNC SYNC SYNC VOUT VOUT VOUT VOUT VOUT VOUT Leak of Low lea	input current	IENA	V _{ENA} = 12V	-	1	3	μA
MODE OSC block Switch SYNC block (SYNC_IN) SYNC SYNC SYNC SYNC SYNC SYNC VOUT VOUT VOUT VOUT VOUT VOUT Leak of Low lea	DE input voltage	VMODE_L	Automatic PWM/PFM switching operation	0.0	-	0.4	V
OSC block SYNC block (SYNC_IN) PG block (UVP, OVP) Switch SYNC SYNC VOUT VOUT VOUT VOUT Leak of Low le		V _{MODE_H}	Fixed PWM mode	2.0	-	V _{VOUT}	V
SYNC block (SYNC_IN) SYNC SYNC SYNC SYNC SYNC VOUT VOUT VOUT VOUT VOUT VOUT Leak o Low le	DE Input current	IMODE	MODE = 5.0V	-	5	10	μA
SYNC block (SYNC_IN) SYNC SYNC SYNC VOUT VOUT VOUT VOUT VOUT VOUT VOUT Leak o Low le	ching frequency	Fosc	R _{RT} = 22 kΩ R _{RT} = 270 kΩ	2.0 180	2.1 200	2.2 220	MHz kHz
SYNC block (SYNC_IN) SYNC SYNC SYNC VOUT VOUT VOUT VOUT VOUT VOUT VOUT Leak o Low le		V _{SYNC_L}	-	0.0	-	0.4	V
(SYNC_IN) SYNC SYNC SYNC SYNC VOUT VOUT VOUT VOUT VOUT VOUT VOUT VOUT Leak of Low lea	C input threshold	VSTNC_H	_	2.0	-	Vvout	v
PG block (UVP, OVP)	C input frequency	VSYNC_L	_	200	-	400	kHz
PG block (UVP, OVP) SYNC VOUT VOUT VOUT Leak Low le	C input duty ratio	Vsync_h	_	+20	+50	+80	%
VOUT VOUT VOUT VOUT VOUT (UVP, OVP) Leak o Low le	C leakage current		$V_{SYNC} = 5.0V$	-	5	10	μA
PG block (UVP, OVP)	T UVP falling threshold	PGUVPHL	Falling threshold for output voltage	90.5	92.0	93.5	%
PG block (UVP, OVP) Leak of Low lea	T UVP rising threshold	PGUVPLH	Rising threshold for output voltage	91.5	93.0	94.5	%
(UVP, OVP) Leak of Lea	T OVP rising threshold	PGOVPLH	Rising threshold for output voltage	106.5	108.0	109.5	%
(UVP, OVP) Leak of Low le	T OVP falling threshold	PGOVPHL	Falling threshold for output voltage	105.5	107.0	108.5	%
Low le	current	ILKPG	$V_{PWRGD} = 5.0V, V_{ENA} = 0V$	0	-	1	μA
Delay	level output voltage	Volpg	IPGSINK = 1 mA	0.025	0.05	0.15	V
	y time normal detection	T _{PPG}	At power shutdown	-	7 (*1)	12 (*1)	μs
	er-on reset time	T _{RPG}	At power good	9.1	14.0	18.9	ms
	down temperature	T _{TSDH} T _{TSDL}	– Hysteresis	-	165 (*1) 10 (*1)		°C ℃
block (TSD)			•				
Supply current	down current	I _{VINSDN} Iving	VIN input current, $V_{ENA} = 0V$ VIN input current, $V_{ENA} = 12V$, $I_{VOUT} = 0A$,	-	1 50	5 70	μΑ μΑ

*1: The electrical characteristic is ensured by statistical characterization and indirect tests.



7. Functional Description

7.1 Block Description

Input Under Voltage Lockout (Input UVLO)

The input UVLO is the function that prevents a malfunction of this IC from the following status, and protects poststage devices.

□ Transitional state at start-up

□ Momentary drop of power supply voltage

To prevent such a malfunction, this protection monitors the VIN input voltage and VCC voltage. When either VIN or VCC voltage falls to the UVLO falling threshold, 2.4V (Typ), or lower, the IC stops the VOUT voltage output and becomes UVLO status. When both VIN and VCC voltages reach the UVLO rising threshold, 4.75V (Typ), or higher, the IC is released from the UVLO state and returns to the normal operation.

Output Under Voltage Protection (Output UVP)

The output UVP is the function that monitors the voltage drop of the VOUT pin and notifies by the PG pin.

When the output voltage falls to the UVP falling threshold (P_{GUVPHL}) for the output voltage setting or lower, the PG voltage is fixed to the low level. The IC becomes the UVP status, but the switching operation is maintained under the UVP status.

When the output voltage once again reaches the UVP rising threshold (P_{GUVPLH}) for the output voltage setting or higher, the IC is released from the UVP state and the PG voltage is fixed to the high level.

Output Over Voltage Protection (Output OVP)

The output OVP is the function that monitors the voltage rise of the VOUT pin and stops the switching operations, which protects poststate devices from overvoltage. Also, the VOUT state is notified by the PG pin.

When the output voltage rises to the OVP falling threshold (P_{GOVPLH}) for the output voltage setting or higher, the PG voltage is fixed to the low level. The IC becomes the OVP status, and the switching operations of the High-Side FETs are stopped. When the output voltage once again falls to the OVP falling threshold (P_{GOVPHL}) for the output voltage setting or lower, the IC is released from the OVP state and resumes the switching operations. The PG voltage is fixed to the high level again.

Output Over Current Protection (Output OCP)

The output OCP is the function that limits the excessive current load and protects poststage devices.

Thermal Shutdown (TSD)

The TSD is the function that protects the IC from heat-destruction. When the junction temperature reaches +165°C (Typ), the high-side and low-side switching FET are turned off and the IC becomes the TSD status. When the junction temperature once again falls to +155°C (Typ) or lower, the IC is released from the TSD state and restarts the power supply.



7.2 Protection Function Table

The following table shows the state of each pin when each protection function operates.

Table 7-1 Protection Function Table


Function	ENA Pin Setting	PG Pin Output	DC/DC Converter Operation	Remarks
Shutdown operation	L	Hi-Z (*1)	Shutdown	It is recommended to connect PG pin to VOUT pin via a pull-up resistor. When setting ENA pin to a low level, VOUT pin voltage drops to 0V. Therefore, PG pin outputs 0V.
Nominal operation	Н	Hi-Z (*1)	Switching	-
Input under voltage protection (Input UVLO)	Н	L	Shutdown	After releasing UVLO state, this IC is automatically reset with soft start.
Output under voltage protection (Output UVP)	Н	L	Switching	-
Output over voltage protection (Output OVP)	Н	L	Shutdown	-
Output over current protection (Output OCP)	Н	L	Switching	OCP operates to drop the output voltage.
Thermal shutdown (TSD)	Н	L	Shutdown	After releasing TSD state, this IC is automatically reset with soft start.

*1: PG pin is formed as an open drain structure. The internal MOSFET is in the OFF state.



8. Application Circuit Example and Parts list

Figure 8-1 Application Circuit Example



*1: The D_{SBD} is necessary only when using at VIN \leq 3.3V. In addition, since a leakage current (I_R) of the D_{SBD} increases under high temperature, it is necessary to connect a load according to the leakage current of the D_{SBD} to VOUT pin under the automatic PWM/PFM switching operation (MODE = L, SYNC = L).

Table 8-1 Parts List

Symbol	Item	Value	Part Number	Vendor	Package Size (W×L×H[mm])	Remarks
Cvin, Cbst	Ceramic capacitor	0.1 µF	CGA2B3X7R1H104K050BB	TDK	1.0×0.5×0.5	X7R, Rated Voltage: 50 Vdc
CPVIN	Ceramic capacitor	10 µF	CGA9N3X7R1H106K230KB	TDK	5.7×5.0×2.3	X7R, Rated Voltage: 50 Vdc
Cvcc	Ceramic capacitor	4.7 μF	CGA4J3X7R1C475K125AB	TDK	2.0×1.25×1.25	X7R, Rated Voltage: 16 Vdc
C _{VOUT_1} , C _{VOUT_2}	Ceramic capacitor	22 µF	CGA6P1X7R1C226M250AC	TDK	3.2×2.5×2.5	X7R, Rated Voltage: 16 Vdc
LLX	Inductor	2.2 µH	CLF7045T-2R2N-D	TDK	7.2×6.9×4.5	DCR: 14.6 mΩ, I _{DC_MAX} : 5.5A
R _{RT}	Resistor	22 kΩ	RK73H1JTTD2202F	KOA	0.8×1.6×0.45	-
Rpg	Resistor	1 MΩ	RK73H1JTTD1004F	KOA	0.8×1.6×0.45	-
Dsbd	Schottky barrier diode	Ι	MBR140SF	ON	1.65×2.7×0.95	-

TDK: TDK Corporation

KOA: KOA Corporation

ON: ON Semiconductor Corporation



9. Application Note

9.1 Setting the Operation Conditions

Operation State of DC/DC Convertor

The operation stage of DC/CD converter is set by both MODE pin and SYNC pin.

Table 9-1 Operation State of DC/DC Convertor

MODE Pin	SYNC Pin (Signal Input)	Operation State of DC/DC Convertor
	L (*3)	Automatic PWM/PFM switching operation from an internal clock
L (*3)	External clock input (*5)	Fixed PWM operation with synchronizing signal from an external clock (*2)
	H (*4)	Prohibition of use (*1)
	L (*3)	Fixed PWM operation from an internal clock
H (*4)	External clock input (*5)	Fixed PWM operation with synchronizing signal from an external clock (*2)
	H (*4)	Prohibition of use (*1)

*1: When setting SYNC pin to a high level, the quiescent current (IVINQ) is increased.

*2: Set the timing resistance (R_{RT}) to 330 k Ω .

*3: Apply the GND1 or GND2 voltage.


*4: Apply the VOUT voltage.

*5: Apply the VOUT voltage at a high level. Apply the GND1 or GND2 voltage at a low level

Setting of Switching Frequency (Internal Clock)


The switching frequency (internal clock) can be set by RT resistor, which value is the timing resistance (R_{RT}), connected to RT pin. Set the timing resistance in a range within the Figure 9-1. The switching frequency is also limited by VIN input voltage. Set the switching frequency in a range within the Figure 9-2.


Figure 9-1 Fosc vs RRT Measured Characteristic



The reference value can be calculated by the following formula.

$$\begin{split} F_{OSC} \left[Hz \right] &\approx \frac{1}{R_{RT} \times 21.7 \times 10^{-12}} \\ F_{OSC} &: \text{Switching frequency [Hz]} \\ R_{RT} &: \text{Timing resistance } [\Omega] \end{split}$$







Setting of Soft-start Time

The Soft-start time is determined by the timing resistance (R_{RT}), the value of the resistor connected to RT pin.

$$T_{SS}[s] = \frac{1}{F_{OSC}} \times 2 \times 1024$$
$$T_{SS} \qquad : \text{ Soft}$$


ss : Soft-start time [s]

Fosc : Switching frequency [Hz]

Consideration of VOUT Maximum Output Current

Make sure the VOUT maximum output current in a range within the following graph.


Figure 9-3 Ivout vs Vvin






10. Reference Data

The followings are the reference data measured under the conditions shown in "8. Application Circuit Example and Parts list".









11.Usage Precaution

Printed circuit board ground lines should be set up with consideration for common impedance.

Take appropriate measures against static electricity.

□ Containers for semiconductor materials should have anti-static protection or be made of conductive material.

□ After mounting, printed circuit boards should be stored and shipped in conductive bags or containers.

□Work platforms, tools, and instruments should be properly grounded.

 \square Working personnel should be grounded with resistance of 250 k Ω to 1 M Ω in serial body and ground.

Do not apply negative voltages.

The use of negative voltages below -0.3 V may make the parasitic transistor activated to the LSI, and can cause malfunctions.

12. RoHS Compliance Information

This product has observed the standard of lead, cadmium, mercury, Hexavalent chromium, polybrominated biphenyls (PBB), and polybrominated diphenyl ethers (PBDE).


13.Ordering Information

Table 13-1 Ordering Information

Order Code	Part Number (MPN)	Package
8F	S6BP203A8FST2B00A	Plastic ETSSOP16 (0.65 mm pitch), 16-pin (Package Code: SEC016)


MPN: Marketing Part Number

Figure 13-1 Ordering Part Number Definitions





14. Package Dimensions





15. Major Changes

Spansion Publication Number: S6BP203A DS405-00031

Page	Section	Change Results		
Preliminary 0.1				
-	-	Initial release		
Preliminary	Preliminary 0.2			
11	9. Electrical Characteristics	"(TSD)" was added in the table of "9. Electrical Characteristics".		

NOTE: Please see "Document History" about later revised information.

Document History

Document Title: S6BP203A, ASSP, 42V, 2.4A, Synchronous Buck-boost DC/DC Converter IC Document Number: 002-08534

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	-	HIXT	09/04/2015	New Spec.
*A	5056149	ніхт	12/18/2015	Added Block Diagram Added Figure 14-1 Updated 15. Package Dimensions
*B	5164343	ніхт	03/08/2016	Added "AEC-Q100 compliant (Grade-1)" in Features Added Figure 2-1 I/O Pin Equivalent Circuit Diagram The followings in 6. Electrical Characteristics were updated. The parameter name of I _{VOUT} was changed from "VOUT output voltage" to "Maximum output current" The max values of I _{VOUT} were moved to the min column. Added 10. Development Support Added 11. Reference Data Deleted the ES part number from Table 14-1
*C	5843027	MASG	08/03/2017	Adapted Cypress new logo.
*D	5909405	ніхт	10/05/2017	Updated to the Cypress naming and format Updated "TSSOP" → "ETSSOP" in Features, Table 13-1 and Figure 13-1 Updated 14 Package Dimensions Added More Information Deleted "10. Development Support" (Moved to More Information) Changed the suffix of the Part Number from "000" to "00A" in Table 13-1 and Figure 13-1
*E	6409930	SSAS	12/13/2018	No change; sunset review.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Arm [®] Cortex [®] Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC[®] Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community Community | Projects | Videos | Blogs | Training | Components

Technical Support cypress.com/support

Arm and Cortex are registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

© Cypress Semiconductor Corporation, 2015-2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or offect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.