Not Recommended For New Designs



www.ti.com

SNOSAQ4A-OCTOBER 2005-REVISED MARCH 2013

# LF411JAN Low Offset, Low Drift JFET Input Operational Amplifier

Check for Samples: LF411JAN

### **FEATURES**

- Internally Trimmed Offset Voltage: 0.5 mV(Typ)
- Input Offset Voltage Drift: 30 μV/°C
- Low Input Bias Current: 50 pA
- Low Input Noise Current: 0.01 pA/ $\sqrt{\text{Hz}}$
- Wide Gain Bandwidth: 3 MHz Typ.
- High Slew Rate: 7V/µs (Min.)
- Low Supply Current: 1.8 mA
- High Input Impedance: 10<sup>12</sup>Ω
- Low Total Harmonic Distortion:  $A_V = 10$ ,  $R_L = 10K\Omega$ ,  $V_O = 20V_{P-P}$ , BW = 20Hz - 20kHz <0.02%
- Low 1/f Noise Corner: 50 Hz
- Fast Settling Time to 0.01%: 1.5 μs

#### **Connection Diagram**





Figure 1. 8LD Ceramic Dual-in Line Package See Package Number NAB0008A (Top View)

## DESCRIPTION

This device is a low cost, high speed, JFET input operational amplifier with very low input offset voltage and ensured input offset voltage drift. It requires low supply current yet maintains a large gain bandwidth product and fast slew rate. In addition, well matched high voltage JFET input devices provide very low input bias and offset currents. The LF411 is pin compatible with the standard LM741 allowing designers to immediately upgrade the overall performance of existing designs.

This amplifier may be used in applications such as high speed integrators, fast D/A converters, sample and hold circuits and many other circuits requiring low input offset voltage and drift, low input bias current, high input impedance, high slew rate and wide bandwidth.

#### **Typical Connection**




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. BI-FET II is a trademark of dcl\_owner.

All other trademarks are the property of their respective owners.




www.ti.com

#### **Simplified Schematic**



#### **Detailed Schematic**





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



www.ti.com

#### Absolute Maximum Ratings<sup>(1)</sup>

	.90				
oly Voltage	±18V				
rential Input Voltage	±30V				
: Voltage Range <sup>(2)</sup>			±15V		
ut Short Circuit Duration			Continuous		
er Dissipation <sup>(3)(4)</sup>			400mW		
x			175°C		
	0	Still Air	162°C/W		
mal Resistance	$\theta_{JA}$	400LF/Min Air Flow	65°C/W		
	θ <sub>JC</sub>	20°C/W			
ating Temperature Range			−55°C ≤ T <sub>A</sub> ≤ 125°C		
age Temperature Range	−65°C ≤ T <sub>A</sub> ≤ 150°C				
Temperature (Soldering, 10 se	300°C				
age Weight (Typical)			TBD		
Tolerance <sup>(5)</sup>	750V				
age Weight (Typical)	econds)				

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see the Electrical Characteristics. The specified specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.

The maximum power dissipation must be derated at elevated temperatures and is dictated by T<sub>Jmax</sub> (maximum junction temperature), (3) θ<sub>JA</sub> (package junction to ambient thermal resistance), and T<sub>A</sub> (ambient temperature). The maximum allowable power dissipation at any temperature is  $P_{Dmax} = (T_{Jmax} - T_A)/\theta_{JA}$  or the number given in the Absolute Maximum Ratings, whichever is lower. Max. Power Dissipation is defined by the package characteristics. Operating the part near the Max. Power Dissipation may cause the

(4) part to operate outside specified limits.

(5) Human body model, 100pF discharged through 1.5KΩ.

#### **Quality Conformance Inspection**

#### Table 1. Mil-Std-883, Method 5005 - Group A

Subgroup	Description	Temp °C
1	Static tests at	25
2	Static tests at	125
3	Static tests at	-55
4	Dynamic tests at	25
5	Dynamic tests at	125
6	Dynamic tests at	-55
7	Functional tests at	25
8A	Functional tests at	125
8B	Functional tests at	-55
9	Switching tests at	25
10	Switching tests at	125
11	Switching tests at	-55
12	Settling time at	25
13	Settling time at	125
14	Settling time at	-55



www.ti.com

#### **Electrical Characteristics DC Parameters**

The following conditions apply to all the following parameters, unless otherwise specified. DC:  $V_{CC} = \pm 15V$ ,  $V_{CM} = 0V$ 

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups	
V <sub>IO</sub>		$+V_{CC} = 26V, -V_{CC} = -4V,$		-5.0	5.0	mV	1	
		V <sub>CM</sub> = -11V		-7.0	7.0	mV	2, 3	
		$+V_{CC} = 4V$ , $-V_{CC} = -26V$ ,		-5.0	5.0	mV	1	
	Input Offset Voltage	V <sub>CM</sub> = 11V		-7.0	7.0	mV	2, 3	
				-5.0	5.0	mV	1	
				-7.0	7.0	mV	2, 3	
		$\pm V_{CC} = \pm 5V$		-5.0	5.0	mV	1	
				-7.0	7.0	mV	2, 3	
±l <sub>IB</sub>		$+V_{CC} = 26V, -V_{CC} = -4V,$		-0.4	0.2	nA	1	
		V <sub>CM</sub> = -11V, t ≤ 25mS		-10	50	nA	2	
	Input Bias Current	t ≤ 25mS		-0.2	0.2	nA	1	
				-10	50	nA	2	
		$+V_{CC} = 4V, -V_{CC} = -26V,$		-0.2	1.2	nA	1	
		V <sub>CM</sub> = 11V, t ≤ 25mS		-10	70	nA	2	
I <sub>IO</sub>	Input Offset Current	t ≤ 25mS		-0.1	0.1	nA	1	
		1 - 20110		-20	20	nA	2	
+PSRR	Power Supply Rejection Ratio	$+V_{CC} = 10V$ to 20V, $-V_{CC} = -15V$		80		dB	1, 2, 3	
-PSRR	Power Supply Rejection Ratio	$+V_{CC} = 15V, -V_{CC} = -10V$ to -20V		80		dB	1, 2, 3	
CMR	Input Voltage Common Mode Rejection	$V_{CM} = -11V$ to $+11V$		80		dB	1, 2, 3	
V <sub>IO Adj</sub> +	Adjustment for Input Offset Voltage			8.0		mV	1, 2, 3	
V <sub>IO Adj</sub> -	Adjustment for Input Offset Voltage				-8.0	mV	1, 2, 3	
I <sub>OS</sub> +	Output Short Circuit Current	t ≤ 25mS		-80		mA	1, 2, 3	
I <sub>OS</sub> -	Output Short Circuit Current	t ≤ 25mS			80	mA	1, 2, 3	
I <sub>CC</sub>	Supply Current				3.5	mA	1, 2	
	Supply Current				4.0	mA	3	
ΔV <sub>IO</sub> / ΔT	Innut Offeet Veltere	$25^{\circ}C \le T_A \le +125^{\circ}C$	See <sup>(1)</sup>	-30	30	µV/°C	2	
	Input Offset Voltage	$-55^{\circ}C \le T_A \le 25^{\circ}C$	See <sup>(1)</sup>	-30	30	μV/°C	3	
+V <sub>OP</sub>		$R_L = 10K\Omega$		12		V	4, 5, 6	
	Output Voltage Swing	$R_L = 2K\Omega$		10		V	4, 5, 6	
-V <sub>OP</sub>		R <sub>L</sub> = 10KΩ			-12	V	4, 5, 6	
	Output Voltage Swing	$R_L = 2K\Omega$			-10	V	4, 5, 6	
+A <sub>VS</sub>		$R_{I} = 2K\Omega,$	See <sup>(2)</sup>	50		K	4	
	Open Loop Voltage Gain	$V_0 = 0$ to 10V	See <sup>(2)</sup>	25		K	5, 6	
-A <sub>VS</sub>		$R_{L} = 2K\Omega,$	See <sup>(2)</sup>	50		К	4	
-	Open Loop Voltage Gain	$V_0 = 0$ to -10V	See <sup>(2)</sup>	25		К	5, 6	
A <sub>VS</sub>	Open Loop Voltage Gain	$\begin{array}{l} R_{L} = 10 K \Omega, \ V_{O} = \pm 2 V, \\ \pm V_{CC} = \pm 5 V \end{array}$	See <sup>(2)</sup>	20		К	4, 5, 6	

Calculated parameter. For calculation use V<sub>IO</sub> test at  $\pm$ V<sub>CC</sub> =  $\pm$ 15V Datalog in K = V/mV. (1)

(2)



#### SNOSAQ4A-OCTOBER 2005-REVISED MARCH 2013

#### **Electrical Characteristics AC Parameters**

The following conditions apply to all the following parameters, unless otherwise specified. AC:  $V_{CC} = \pm 15V$ ,  $V_{CM} = 0V$ 

Symbol	Parameter	Conditions	Notes	Min	Мах	Unit	Sub- groups
SR+	Slew Rate	$V_1 = -5V \text{ to } +5V$		7.0		V/µS	7
	Siew Rate	V <sub>1</sub> = -5V 10 +5V		5.0		V/µS	8A, 8B
SR-	Slew Rate	$V_{-}$ (5)/ to 5)/		7.0		V/µS	7
	Siew Rate	$V_1 = +5V$ to $-5V$		5.0		V/µS	8A, 8B
$TR_{TR}$	Transient Response Rise Time	$\begin{array}{l} A_{V}=1,V_{I}=50mV,\\ C_{L}=100pF,R_{L}=2K\Omega \end{array}$			200	nS	7, 8A, 8B
TR <sub>OS</sub>	Transient Response Overshoot	$\begin{array}{l} A_{V}=1,V_{I}=50mV,\\ C_{L}=100pF,R_{L}=2K\Omega \end{array}$			40	%	7, 8A, 8B
NI <sub>BB</sub>	Noise Broadband	BW of 10Hz to 15KHz			15	$\mu V_{RMS}$	7
NI <sub>PC</sub>	Noise Popcorn	BW of 10Hz to 15KHz, R <sub>S</sub> = 100K $\Omega$			80	μV <sub>PK</sub>	7
+tS	Settling Time	A <sub>V</sub> = 1			1,50 0	nS	12
-tS	Settling Time	A <sub>V</sub> = 1			1,50 0	nS	12

#### **Electrical Characteristics DC Drift Parameters**

The following conditions apply to all the following parameters, unless otherwise specified.


DC:  $V_{CC} = \pm 15V, V_{CM} = 0V$ 


Delta Calculations performed at Group B, subgroup 5, Only

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups
V <sub>IO</sub>	Input Offset Voltage			-1.0	1.0	mV	1
±l <sub>IB</sub>	Input Bias Current			-0.1	0.1	nA	1





www.ti.com











5

0

0

5

10

Figure 5.


POSITIVE SUPPLY

VOLTAGE (V)

15

20

25



6



20

 $R_L = 2k$ 

100 125

25





Figure 13.

100 125



www.ti.com



Copyright © 2005–2013, Texas Instruments Incorporated


## Not Recommended For New Designs





Texas

**INSTRUMENTS** 

SNOSAQ4A-OCTOBER 2005-REVISED MARCH 2013











SNOSAQ4A-OCTOBER 2005-REVISED MARCH 2013

Pulse Response (continued)



TIME (2 µs/DIV) Figure 25. Large Signal Inverting

TIME (2 µs / DIV) Figure 26. Large Signal Non-Inverting



TIME (5  $\mu$ s/DIV) Figure 27. Current Limit (R<sub>L</sub>=100 $\Omega$ )



#### SNOSAQ4A-OCTOBER 2005-REVISED MARCH 2013

#### **APPLICATION HINTS**

The LF411JAN series of internally trimmed JFET input op amps (BI-FET II<sup>™</sup>) provide very low input offset voltage and ensured input offset voltage drift. These JFETs have large reverse breakdown voltages from gate to source and drain eliminating the need for clamps across the inputs. Therefore, large differential input voltages can easily be accommodated without a large increase in input current. The maximum differential input voltage is independent of the supply voltages. However, neither of the input voltages should be allowed to exceed the negative supply as this will cause large currents to flow which can result in a destroyed unit.

Exceeding the negative common-mode limit on either input will force the output to a high state, potentially causing a reversal of phase to the output. Exceeding the negative common-mode limit on both inputs will force the amplifier output to a high state. In neither case does a latch occur since raising the input back within the common-mode range again puts the input stage and thus the amplifier in a normal operating mode.

Exceeding the positive common-mode limit on a single input will not change the phase of the output; however, if both inputs exceed the limit, the output of the amplifier may be forced to a high state.

The amplifier will operate with a common-mode input voltage equal to the positive supply; however, the gain bandwidth and slew rate may be decreased in this condition. When the negative common-mode voltage swings to within 3V of the negative supply, an increase in input offset voltage may occur.

The LF411 is biased by a zener reference which allows normal circuit operation on ±4.5V power supplies. Supply voltages less than these may result in lower gain bandwidth and slew rate.

The LF411 will drive a 2 k $\Omega$  load resistance to ±10V over the full temperature range. If the amplifier is forced to drive heavier load currents, however, an increase in input offset voltage may occur on the negative voltage swing and finally reach an active current limit on both positive and negative swings.

Precautions should be taken to ensure that the power supply for the integrated circuit never becomes reversed in polarity or that the unit is not inadvertently installed backwards in a socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.


As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pick-up" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.


A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to AC ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately 6 times the expected 3 dB frequency, a lead capacitor should be placed from the output to the input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.



www.ti.com


#### **Typical Applications**





PNP=2N2905 NPN=2N2219 unless noted TO-5 heat sinks for Q6-Q7






$$\begin{split} V_{OUT} &= -V_{REF} \left( \frac{A1}{2} + \frac{A2}{4} + \frac{A3}{8} + \frac{A10}{1024} \right) \\ &- 10V \leq V_{REF} \leq 10V \\ 0 \leq V_{OUT} \leq -\frac{1023}{1024} V_{REF} \end{split}$$

where  $A_N=1$  if the  $A_N$  digital input is high  $A_N=0$  if the  $A_N$  digital input is low









www.ti.com

## Table 2. Revision History

Date Released	Revision	Section	Originator	Changes
10/11/05	А	New Release to corporate format	L. Lytle	1 MDS data sheet was converted into the corporate data sheet format. MDS MJLF411-X Rev 0C1 will be archived.
3/27/2013	А	All Sections		Changed layout of National Data Sheet to TI format



#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
JM38510/11904BPA	LIFEBUY	CDIP	NAB	8		TBD	Call TI	Call TI	-55 to 125	JL411BPA Q JM38510/ 11904BPA ACO 11904BPA >T	
M38510/11904BPA	LIFEBUY	CDIP	NAB	8		TBD	Call TI	Call TI	-55 to 125	JL411BPA Q JM38510/ 11904BPA ACO 11904BPA >T	
M38510/11904BPX	LIFEBUY	CDIP	NAB	8		TBD	Call TI	Call TI	-55 to 125	JL411BPA Q JM38510/ 11904BPA ACO 11904BPA >T	

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



27-Oct-2016


<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# MECHANICAL DATA

## NAB0008A





#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated