TDC2042

SLVS191 - JANUARY 1999

- 135-mΩ -Maximum (5-V Input) High-Side MOSFET Switch
- 500 mA Continuous Current per Channel
- Short-Circuit and Thermal Protection With Overcurrent Logic Output
- Operating Range . . . 2.7 V to 5.5 V
- Logic-Level Enable Input
- 2.5-ms Typical Rise Time
- Undervoltage Lockout
- 20 µA Maximum Standby Supply Current
- Bidirectional Switch
- Available in 16-pin SOIC Package
- Ambient Temperature Range, –40°C to 85°C
- 2-kV Human-Body-Model, 200-V Machine-Model ESD Protection
- UL Listed File No. E169910

## description

The TPS2043 and TPS2053 triple power distribution switches are intended for applications where heavy capacitive loads and short circuits are likely to be encountered. The TPS2043 and

C (	PA	S2043 CKAGE VIEW)	
GND1 [	1	16	) OC1
IN1 [	2	15	) OUT1
EN1 ]	3	14	] OUT2
EN2 [	4	13	] OC2
GND2 [	5	12	] OC3
IN2 ]	6	11	] OUT3
EN3 [	7	10	] NC
NC ]	8	9	] NC
I	D PA	S2053 CKAGE VIEW)	
GND1 [	1	16	] OC1
IN1 [	2	15	] OUT1
EN1 [	3	14	] OUT2
EN2 [	4	13	] OC2
GND2 [	5	12	] OC3
IN2 [	6	11	] OUT3
EN3 [	7	10	] NC
NC [	8	9	] NC

NC - No internal connection

the TPS2053 incorporate in single packages three  $135 \text{-m}\Omega$  N-channel MOSFET high-side power switches for power-distribution systems that require multiple power switches. Each switch is controlled by a logic enable that is compatible with 5-V logic and 3-V logic. Gate drive is provided by an internal charge pump that controls the power-switch rise times and fall times to minimize current surges during switching. The charge pump, requiring no external components, allows operation from supplies as low as 2.7 V.

When the output load exceeds the current-limit threshold or a short is present, the TPS2043 and TPS2053 limit the output current to a safe level by switching into a constant-current mode, pulling the overcurrent (OCx) logic output low. When continuous heavy overloads and short circuits increase the power dissipation in the switch causing the junction temperature to rise, a thermal protection circuit shuts off the switch to prevent damage. Recovery from a thermal shutdown is automatic once the device has cooled sufficiently. Internal circuitry ensures the switch remains off until valid input voltage is present.

The TPS2043 and TPS2053 are designed to limit at 0.9-A load. These power distribution switches are available in a 16-pin small-outline integrated circuit (SOIC) package and operate over an ambient temperature range of  $-40^{\circ}$ C to  $85^{\circ}$ C.

		RECOMMENDED MAXIMUM	TYPICAL SHORT-CIRCUIT	PACKAGED DEVICES							
TA	ENABLE	CONTINUOUS LOAD CURRENT (A)	CURRENT LIMIT AT 25°C (A)	SOIC (D) <sup>†</sup>							
–40°C to 85°C	Active low	0.5	0.9	TPS2043D							
–40°C to 85°C	Active high	0.5	0.9	TPS2053D							

#### AVAILABLE OPTIONS

<sup>†</sup> The D package is available taped and reeled. Add an R suffix to device type (e.g., TPS2043DR)




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



Copyright © 1999, Texas Instruments Incorporated

SLVS191 – JANUARY 1999

## TPS2043 functional block diagram





SLVS191 – JANUARY 1999

## **Terminal Functions**

	TERMINAL	_		
NAME	N	0.	1/0	DESCRIPTION
NAME	TPS2043	TPS2053		
EN1	3	-	I	Enable input, logic low turns on power switch, IN1-OUT1.
EN2	4	-	I	Enable input, logic low turns on power switch, IN1-OUT2.
EN3	7	-	1	Enable input, logic low turns on power switch, IN2-OUT3.
EN1	-	3	1	Enable input, logic high turns on power switch, IN1-OUT1.
EN2	-	4	1	Enable input, logic high turns on power switch, IN1-OUT2.
EN3	-	7	1	Enable input, logic high turns on power switch, IN2-OUT3.
GND1	1	1		Ground
GND2	5	5		Ground
IN1	2	2	I	Input voltage
IN2	6	6	I	Input voltage
NC	8, 9, 10	8, 9, 10		No connection
OC1	16	16	0	Overcurrent, logic output active low, IN1-OUT1
OC2	13	13	0	Overcurrent, logic output active low, IN1-OUT2
OC3	12	12	0	Overcurrent, logic output active low, IN2-OUT3
OUT1	15	15	0	Power-switch output, IN1-OUT1
OUT2	14	14	0	Power-switch output, IN1-OUT2
OUT3	11	11	0	Power-switch output, IN2-OUT3



SLVS191 – JANUARY 1999

#### detailed description

#### power switch

The power switch is an N-channel MOSFET with a maximum on-state resistance of 135 m $\Omega$  (V<sub>I(INx)</sub> = 5 V). Configured as a high-side switch, the power switch prevents current flow from OUTx to INx and INx to OUTx when disabled. The power switch supplies a minimum of 500 mA per switch.

#### charge pump

An internal charge pump supplies power to the driver circuit and provides the necessary voltage to pull the gate of the MOSFET above the source. The charge pump operates from input voltages as low as 2.7 V and requires very little supply current.

#### driver

The driver controls the gate voltage of the power switch. To limit large current surges and reduce the associated electromagnetic interference (EMI) produced, the driver incorporates circuitry that controls the rise times and fall times of the output voltage. The rise and fall times are typically in the 2-ms to 4-ms range.

#### enable (ENx or ENx)

The logic enable disables the power switch and the bias for the charge pump, driver, and other circuitry to reduce the supply current to less than 20  $\mu$ A when a logic high is present on ENx (TPS2043) or a logic low is present on ENx (TPS2053). A logic zero input on ENx or logic high on ENx restores bias to the drive and control circuits and turns the power on. The enable input is compatible with both TTL and CMOS logic levels.

#### overcurrent (OCx)

The  $\overline{OCx}$  open-drain output is asserted (active low) when an overcurrent or overtemperature condition is encountered. The output will remain asserted until the overcurrent or overtemperature condition is removed.

#### current sense

A sense FET monitors the current supplied to the load. The sense FET measures current more efficiently than conventional resistance methods. When an overload or short circuit is encountered, the current-sense circuitry sends a control signal to the driver. The driver in turn reduces the gate voltage and drives the power FET into its saturation region, which switches the output into a constant current mode and holds the current constant while varying the voltage on the load.

#### thermal sense

The TPS2043 and TPS2053 implement a dual-threshold thermal trip to allow fully independent operation of the power distribution switches. In an overcurrent or short-circuit condition the junction temperature rises. When the die temperature rises to approximately  $140^{\circ}$ C, the internal thermal sense circuitry checks to determine which power switch is in an overcurrent condition and turns off that switch, thus isolating the fault without interrupting operation of the adjacent power switch. Hysteresis is built into the thermal sense, and after the device has cooled approximately 20 degrees, the switch turns back on. The switch continues to cycle off and on until the fault is removed. The ( $\overline{OCx}$ ) open-drain output is asserted (active low) when overtemperature or overcurrent occurs.

#### undervoltage lockout

A voltage sense circuit monitors the input voltage. When the input voltage is below approximately 2 V, a control signal turns off the power switch.



SLVS191 - JANUARY 1999

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Input voltage range, $V_{I(INx)}$ (see Note1) Output voltage range, $V_{O(OUTx)}$ (see Note1) Input voltage range, $V_{I(\overline{ENx})}$ or $V_{I(\overline{ENx})}$ Continuous output current, $I_{O(OUTx)}$ Continuous total power dissipation Operating virtual junction temperature range, $T_J$ Storage temperature range, $T_{stg}$ Lead temperature soldering 1,6 mm (1/16 inch) from case for 10 seconds	
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C
Electrostatic discharge (ESD) protection: Human body model MIL-STD-883C	

 <sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: All voltages are with respect to GND.

DISSIPATION RATING TABLEPACKAGE $T_A \le 25^{\circ}$ CDERATING FACTOR<br/>ABOVE  $T_A = 25^{\circ}$ C $T_A = 70^{\circ}$ C $T_A = 85^{\circ}$ C<br/>POWER RATINGD725 mW5.8 mW/°C464 mW377 mW

## recommended operating conditions

	TPS2	043	TPS2	UNIT	
	2.7 ±	MAX	MIN	MAX	
Input voltage, VI(INx)	2.7	5.5	2.7	5.5	V
Input voltage, VI(ENx) or VI(ENx)	0	5.5	0	5.5	V
Continuous output current, IO(OUTx)	0	500	0	500	mA
Operating virtual junction temperature, TJ	-40	125	-40	125	°C



SLVS191 – JANUARY 1999

# electrical characteristics over recommended operating junction temperature range, $V_{I(IN)}$ = 5.5 V, $I_O$ = rated current, $V_{I(ENx)}$ = 0 V, $V_{I(ENx)}$ = Hi (unless otherwise noted)

## power switch

				Т	PS2043		т	PS2053			
	PARAMETER	TEST CON	IDITIONS <sup>†</sup>	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
		$V_{I(INx)} = 5 V,$ $I_{O} = 0.5 A$	$T_J = 25^{\circ}C$ ,		80	95		80	95		
	Static drain-source on-state resistance, 5-V operation	$V_{I(INx)} = 5 V,$ $I_{O} = 0.5 A$	$T_J = 85^{\circ}C$ ,		90	120		90	120		
rDS(on)		$V_{I(INx)} = 5 V,$ I <sub>O</sub> = 0.5 A	TJ = 125°C,		100	135		100	135	mΩ	
	Static drain-source on-state resistance, 3.3-V operation	$V_{I(INx)} = 3.3 V,$ I <sub>O</sub> = 0.5 A	$T_J = 25^{\circ}C$ ,		85	105		85	105		
		$V_{I(INx)} = 3.3 V,$ I <sub>O</sub> = 0.5 A	$T_J = 85^{\circ}C$ ,		100	135		100	135		
		$V_{I(INx)} = 3.3 V,$ I <sub>O</sub> = 0.5 A	T <sub>J</sub> = 125°C,		115	150		115	150		
•	Rise time, output	$V_{I(INx)} = 5.5 V,$ $C_{L} = 1 \mu F,$			2.5			2.5		~~~	
tr	Rise time, output	$V_{I(INx)} = 2.7 V,$ $C_{L} = 1 \mu F,$	$T_J = 25^{\circ}C,$ $R_L = 10 \Omega$		3			3		ms	
1.		$V_{I(INx)} = 5.5 V,$ $C_{L} = 1 \mu F,$	TJ = 25°C, RL = 10 Ω		4.4			4.4			
tf	Fall time, output	$V_{I(INx)} = 2.7 V,$ $C_{L} = 1 \mu F,$			2.5			2.5		ms	

<sup>†</sup> Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.

#### enable input ENx or ENx

	PARAMETER		TEST CONDITIONS	TPS2043			1	UNIT		
	FARAMETER		TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
VIH	High-level input voltag	e	$2.7 \text{ V} \le \text{V}_{I(INx)} \le 5.5 \text{ V}$	2			2			V
V	VIL Low-level input voltage		$4.5 \text{ V} \le \text{V}_{I(INx)} \le 5.5 \text{ V}$			0.8			0.8	V
<sup>∨</sup> IL			$2.7 \text{ V} \le \text{V}_{I(INx)} \le 4.5 \text{ V}$			0.4			0.4	
	Input ourrent	TPS2043	$V_{I}(\overline{ENx}) = 0 \ V \text{ or } V_{I}(\overline{ENx}) = V_{I}(IN)$	-0.5		0.5				
1	Input current	TPS2053	$V_{I(ENx)} = V_{I(INx)}$ or $V_{I(ENx)} = 0$ V				-0.5		0.5	μA
ton	Turnon time		$C_L = 100 \ \mu\text{F},  R_L = 10 \ \Omega$			20			20	ms
toff	Turnoff time		$C_L = 100 \mu\text{F}, R_L = 10 \Omega$			40			40	

#### current limit

PARAMETER		TEST CONDITIONS <sup>†</sup>	TPS2043			TPS2053			UNIT
	PARAMETER	TEST CONDITIONS <sup>†</sup>		TYP	MAX	MIN	TYP	MAX	UNIT
IOS	Short-circuit output current	$V_{I(INx)}$ = 5 V, OUT connected to GND, Device enable into short circuit	0.7	0.9	1.1	0.7	0.9	1.1	A

<sup>†</sup> Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.



SLVS191 – JANUARY 1999

# electrical characteristics over recommended operating junction temperature range, $V_{I(IN)}$ = 5.5 V, $I_O$ = rated current, $V_{I(ENx)}$ = 0 V, $V_{I(ENx)}$ = Hi (unless otherwise noted) (continued)

## supply current

PARAMETER		TEST CO	NDITIONS		Т	PS2043		Т	PS2053		UNIT	
PARAMETER		TEST CO	NDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
Supply			TJ = 25°C	TPS2043		0.03	2					
current,	No Load	$V_{I}(\overline{ENx}) = V_{I}(INx)$	$-40^\circ C \leq T_J \leq 125^\circ C$	11 02040			20				μA	
low-level on OU <sup>-</sup> output	on OUTx	V <sub>I(ENx)</sub> = 0 V	T <sub>J</sub> = 25°C TPS2053					0.03	2	μΑ		
				VI(ENX) = 0 V	$-40^\circ C \leq T_J \leq 125^\circ C$	11 02000						20
Supply current,	on OUTx			T <sub>J</sub> = 25°C	TPS2043		160	200				
		o Load $V_{I}(\overline{ENx}) = 0 V$	$-40^\circ C \leq T_J \leq 125^\circ C$	11-32043		200					μA	
high-level			TJ = 25°C	TPS2053					160	200	μΑ	
output		$V_{I(ENx)} = V_{I(INx)}$	$-40^\circ C \leq T_J \leq 125^\circ C$						200			
Leakage	OUTx connected	$V_{I}(\overline{ENx}) = V_{I}(INx)$	$-40^\circ C \leq T_J \leq 125^\circ C$	TPS2043		200					μA	
current	to ground	$V_{I(ENx)} = 0 V$	$-40^\circ C \leq T_J \leq 125^\circ C$	TPS2053					200		μΛ	
Reverse	IN = high	$V_{I}(\overline{ENx}) = 0 V$	$T_{\rm t} = 25^{\circ}$ C	TPS2043		0.3						
leakage current	impedance	IJ = 25°C	TPS2053					0.3		μA		

### undervoltage lockout

PARAMETER	TEST CONDITIONS	Т	PS2043		Т	UNIT		
	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	
Low-level input voltage		2		2.5	2		2.5	V
Hysteresis	TJ = 25°C		100			100		mV


## overcurrent $\overline{\text{OCx}}$

PARAMETER	TEST CONDITIONS	Т	PS2043		Т	UNIT			
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
Sink current <sup>†</sup>	V <sub>O</sub> = 5 V			10			10	mA	
Output low voltage	$I_O = 5 \text{ mA}, V_{OL}(OCx)$			0.5			0.5	V	
Off-state current <sup>†</sup>	$V_{O} = 5 V$ , $V_{O} = 3.3 V$			1			1	μΑ	

<sup>†</sup> Specified by design, not production tested.



SLVS191 - JANUARY 1999



PARAMETER MEASUREMENT INFORMATION





Figure 2. Turnon Delay and Rise Time with 0.1- $\mu\text{F}$  Load

Figure 3. Turnoff Delay and Fall Time with 0.1-µF Load




SLVS191 - JANUARY 1999



## PARAMETER MEASUREMENT INFORMATION




SLVS191 - JANUARY 1999



## PARAMETER MEASUREMENT INFORMATION

SLVS191 - JANUARY 1999




## **TYPICAL CHARACTERISTICS**




SLVS191 – JANUARY 1999

## **TYPICAL CHARACTERISTICS**






SLVS191 - JANUARY 1999



## **TYPICAL CHARACTERISTICS**




SLVS191 – JANUARY 1999







SLVS191 - JANUARY 1999






Figure 29. Typical Application



SLVS191 – JANUARY 1999

## **APPLICATION INFORMATION**

#### power-supply considerations

A 0.01- $\mu$ F to 0.1- $\mu$ F ceramic bypass capacitor between INx and GND, close to the device, is recommended. Placing a high-value electrolytic capacitor on the output pin(s) is recommended when the output load is heavy. This precaution reduces power-supply transients that may cause ringing on the input. Additionally, bypassing the output with a 0.01- $\mu$ F to 0.1- $\mu$ F ceramic capacitor improves the immunity of the device to short-circuit transients.

#### overcurrent

A sense FET checks for overcurrent conditions. Unlike current-sense resistors, sense FETs do not increase the series resistance of the current path. When an overcurrent condition is detected, the device maintains a constant output current and reduces the output voltage accordingly. Complete shutdown occurs only if the fault is present long enough to activate thermal limiting.

Three possible overload conditions can occur. In the first condition, the output has been shorted before the device is enabled or before  $V_{I(INx)}$  has been applied (see Figure 6). The TPS2043 and TPS2053 sense the short and immediately switch into a constant-current output.

In the second condition, the excessive load occurs while the device is enabled. At the instant the excessive load occurs, very high currents may flow for a short time before the current-limit circuit can react. After the current-limit circuit has tripped (reached the overcurrent trip threshold) the device switches into constant-current mode.

In the third condition, the load has been gradually increased beyond the recommended operating current. The current is permitted to rise until the current-limit threshold is reached or until the thermal limit of the device is exceeded (see Figure 7). The TPS2043 and TPS2053 are capable of delivering current up to the current-limit threshold without damaging the device. Once the threshold has been reached, the device switches into its constant-current mode.

## OC response


The  $\overline{OC}$  open-drain output is asserted (active low) when an overcurrent or overtemperature condition is encountered. The output will remain asserted until the overcurrent or overtemperature condition is removed. Connecting a heavy capacitive load to an enabled device can cause momentary false overcurrent reporting from the inrush current flowing through the device, charging the downstream capacitor. An RC filter of 500  $\mu$ s (see Figure 30) can be connected to the  $\overline{OC}$  pin to reduce false overcurrent reporting. Using low-ESR electrolytic capacitors on the output lowers the inrush current flow through the device during hot-plug events by providing a low impedance energy source, thereby reducing erroneous overcurrent reporting.



SLVS191 – JANUARY 1999

## **APPLICATION INFORMATION**

## **OC** response (continued)



### Figure 30. Typical Circuit for OC Pin and RC Filter for Damping Inrush OC Responses

#### power dissipation and junction temperature

The low on-resistance on the n-channel MOSFET allows small surface-mount packages, such as SOIC, to pass large currents. The thermal resistances of these packages are high compared to those of power packages; it is good design practice to check power dissipation and junction temperature. The first step is to find  $r_{DS(on)}$  at the input voltage and operating temperature. As an initial estimate, use the highest operating ambient temperature of interest and read  $r_{DS(on)}$  from Figure 21. Next, calculate the power dissipation using:

$$P_D = r_{DS(on)} \times l^2$$

Finally, calculate the junction temperature:

$$T_J = P_D \times R_{\theta JA} + T_A$$

Where:

 $T_A$  = Ambient Temperature °C  $R_{\theta JA}$  = Thermal resistance SOIC = 172°C/W

Compare the calculated junction temperature with the initial estimate. If they do not agree within a few degrees, repeat the calculation, using the calculated value as the new estimate. Two or three iterations are generally sufficient to get an acceptable answer.



SLVS191 – JANUARY 1999

## **APPLICATION INFORMATION**

## thermal protection

Thermal protection prevents damage to the IC when heavy-overload or short-circuit faults are present for extended periods of time. The faults force the TPS2043 and TPS2053 into constant current mode, which causes the voltage across the high-side switch to increase; under short-circuit conditions, the voltage across the switch is equal to the input voltage. The increased dissipation causes the junction temperature to rise to high levels. The protection circuit senses the junction temperature of the switch and shuts it off. Hysteresis is built into the thermal sense circuit, and after the device has cooled approximately 20 degrees, the switch turns back on. The switch continues to cycle in this manner until the load fault or input power is removed.

The TPS2043 and TPS2053 implement a dual thermal trip to allow fully independent operation of the power distribution switches. In an overcurrent or short-circuit condition the junction temperature will rise. Once the die temperature rises to approximately 140°C, the internal thermal sense circuitry checks which power switch is in an overcurrent condition and turns that power switch off, thus isolating the fault without interrupting operation of the adjacent power switch. Should the die temperature exceed the first thermal trip point of 140°C and reach 160°C, both switches turn off. The  $\overline{OC}$  open-drain output is asserted (active low) when overtemperature or overcurrent occurs.

## undervoltage lockout (UVLO)

An undervoltage lockout ensures that the power switch is in the off state at power up. Whenever the input voltage falls below approximately 2 V, the power switch will be quickly turned off. This facilitates the design of hot-insertion systems where it is not possible to turn off the power switch before input power is removed. The UVLO will also keep the switch from being turned on until the power supply has reached at least 2 V, even if the switch is enabled. Upon reinsertion, the power switch will be turned on with a controlled rise time to reduce EMI and voltage overshoots.

## universal serial bus (USB) applications

The universal serial bus (USB) interface is a 12-Mb/s, or 1.5-Mb/s, multiplexed serial bus designed for low-to-medium bandwidth PC peripherals (e.g., keyboards, printers, scanners, and mice). The four-wire USB interface is conceived for dynamic attach-detach (hot plug-unplug) of peripherals. Two lines are provided for differential data, and two lines are provided for 5-V power distribution.

USB data is a 3.3-V level signal, but power is distributed at 5 V to allow for voltage drops in cases where power is distributed through more than one hub across long cables. Each function must provide its own regulated 3.3 V from the 5-V input or its own internal power supply.

The USB specification defines the following five classes of devices, each differentiated by power-consumption requirements:

- Hosts/self-powered hubs (SPH)
- Bus-powered hubs (BPH)
- Low-power, bus-powered functions
- High-power, bus-powered functions
- Self-powered functions

Self-powered and bus-powered hubs distribute data and power to downstream functions. The TPS2043 and TPS2053 can provide power-distribution solutions for many of these classes of devices.




SLVS191 - JANUARY 1999

## **APPLICATION INFORMATION**

## host/self-powered and bus-powered hubs

Hosts and self-powered hubs have a local power supply that powers the embedded functions and the downstream ports (see Figure 31). This power supply must provide from 5.25 V to 4.75 V to the board side of the downstream connection under full-load and no-load conditions. Hosts and SPHs must have current-limit protection and must report overcurrent conditions to the USB controller. Typical SPHs are desktop PCs, monitors, printers, and stand-alone hubs.



<sup>†</sup> An RC filter may be needed, see Figure 36

## Figure 31. Typical Three-Port USB Host/Self-Powered Hub

Bus-powered hubs obtain all power from upstream ports and often contain an embedded function. The hubs are required to power up with less than one unit load. The BPH usually has one embedded function, and power is always available to the controller of the hub. If the embedded function and hub require more than 100 mA on power up, the power to the embedded function may need to be kept off until enumeration is completed. This can be accomplished by removing power or by shutting off the clock to the embedded function. Power switching the embedded function is not necessary if the aggregate power draw for the function and controller is less than one unit load. The total current drawn by the bus-powered device is the sum of the current to the controller, the embedded function, and the downstream ports, and it is limited to 500 mA from an upstream port.



SLVS191 - JANUARY 1999

## **APPLICATION INFORMATION**

## low-power bus-powered functions and high-power bus-powered functions

Both low-power and high-power bus-powered functions obtain all power from upstream ports; low-power functions always draw less than 100 mA, and high-power functions must draw less than 100 mA at power up and can draw up to 500 mA after enumeration. If the load of the function is more than the parallel combination of 44  $\Omega$  and 10  $\mu$ F at power up, the device must implement inrush current limiting (see Figure 32).




Figure 32. High-Power Bus-Powered Function



SLVS191 - JANUARY 1999

## **APPLICATION INFORMATION**

## **USB** power-distribution requirements


USB can be implemented in several ways, and, regardless of the type of USB device being developed, several power distribution features must be implemented.

- Hosts/self-powered hubs must:
  - Current-limit downstream ports
  - Report overcurrent conditions on USB V<sub>BUS</sub>
- Bus-powered hubs must:
  - Enable/disable power to downstream ports
  - Power up at <100 mA
  - Limit inrush current (<44  $\Omega$  and 10  $\mu$ F)
- Functions must:
  - Limit inrush currents
  - Power up at <100 mA</li>

The feature set of the TPS2043 and TPS2053 allows them to meet each of these requirements. The integrated current-limiting and overcurrent reporting is required by hosts and self-powered hubs. The logic-level enable and controlled rise times meet the need of both input and output ports on bus-power hubs, as well as the input ports for bus-power functions (see Figure 39).



SLVS191 – JANUARY 1999



<sup>†</sup> USB rev 1.1 requires 120 μF per hub.

Figure 33. Hybrid Self/Bus-Powered Hub Implementation



SLVS191 - JANUARY 1999

## **APPLICATION INFORMATION**

## generic hot-plug applications (see Figure 34)

In many applications it may be necessary to remove modules or pc boards while the main unit is still operating. These are considered hot-plug applications. Such implementations require the control of current surges seen by the main power supply and the card being inserted. The most effective way to control these surges is to limit and slowly ramp the current and voltage being applied to the card, similar to the way in which a power supply normally turns on. Due to the controlled rise times and fall times of the TPS2043 and TPS2053, these devices can be used to provide a softer start-up to devices being hot-plugged into a powered system. The UVLO feature of the TPS2043 and TPS2053 also ensures the switch will be off after the card has been removed, and the switch will be off during the next insertion. The UVLO feature guarantees a soft start with a controlled rise time for every insertion of the card or module.




Figure 34. Typical Hot-Plug Implementation

By placing the TPS2043 and TPS2053 between the  $V_{CC}$  input and the rest of the circuitry, the input power will reach these devices first after insertion. The typical rise time of the switch is approximately 2.5 ms, providing a slow voltage ramp at the output of the device. This implementation controls system surge currents and provides a hot-plugging mechanism for any device.




SLVS191 – JANUARY 1999

**MECHANICAL DATA** 

## D (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

#### **14 PIN SHOWN**



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated