

# ***Using the TPS51100***

## ***User's Guide***

Literature Number: SLUU201  
JULY 2004



## **Using the TPS51100**

---

---

---

The TPS51100EVM evaluation module (EVM) includes an LDO for DDRI and DDRII memory modules with the necessary termination and reference voltages for DDR Memory modules. The EVM is designed to use a 1.5-V to 3.4-V VDDQ voltage and a 4.75 V to 5.25 V controller core supply to generate the necessary  $\frac{1}{2}$  VDDQ termination voltage with  $\pm 2$ -A of sink/source current capacity for dual data rate (DDR) memory modules.

The TPS51100EVM allows the user to evaluate the TPS51100 using an external reference voltage or the VDDQ LDO supply voltage to test it with DDRI or DDRII voltage standards and the S3 and S5 sleep states.

### **1 Description**

The TPS51100 is designed to provide proper termination voltage for DDR memory modules covering both the DDRI (2.5 V/1.25 V) and DDR2 (1.8 V/0.9 V) specifications with minimal external components. The high-speed LDO allows designs with fewer and smaller external capacitors, reducing the size and cost of the dual data rate memory power solution. With the addition of an external regulator to generate the necessary core and I/O voltage for the memory module, the TPS51100 provides both the termination voltage and a 10-mA buffered reference voltage necessary to complete the DDRI or DDRII memory power supply solution.

#### **1.1 Applications**

- Dual data rate (DDR) high-speed RAM termination
- High performance AGP video cards
- Notebook, desktop and sever motherboards
- High performance computer
- High memory content consumer electronics

#### **1.2 Features**

- High-speed LDO requires only 20- $\mu$ F ( $2 \times 10$ - $\mu$ F) VTT capacitance
- LDO output for DDR termination and buffered reference voltages
- $\pm 2$ -A sink/source termination voltage LDO regulator
- 10-mA termination reference voltage for DDR input reference
- User selectable VDDQ or externally referenced supply voltages
- Switches available for testing S3 and S5 sleep states

## 2 Electrical Performance Specifications


**Table 1. Electrical Performance Specifications**

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
$V_{V5IN}$	Supply voltage		4.75		5.25	V
$V_{VDDQ}$	LDO supply voltage		1.5		3.4	
$V_{VTT}$	Termination voltage	$V_{VDDQSNS} = V_{VDDQ}$		$V_{VDDQ}/2$		
$V_{VTT(tol)}$	Termination voltage tolerance		-40		40	mV
$V_{VTT(RIPPLp-p)}$	Termination voltage ripple <sup>(1)</sup>		0		20	
$I_{VTT}$	Termination current	$V_{VIN LDO} = V_{VDDQ}$	-2		2	A
$V_{Vtt\_ref(tol)}$	Reference voltage tolerance	$I_{Vtt\_ref} < 10 \text{ mA}$	-10		10	mV
$I_{Vtt\_ref}$	Reference current				10	mA

(1) VTT output tracks the ripple voltage on VDDQSNS input per DDR specification.

## 3 Schematic

The TPS51100EVM schematic is shown in [Figure 1](#).



**Figure 1. TPS51100EVM Schematic**

### 3.1 JP1 Jumper

A Standard 100 mil spacing header (JP1) provides the user the ability to select either the VDDQ voltage or an external reference voltage for the TPS51100's VDDQSNS voltage. The TPS51100 produces a termination voltage and buffered reference voltage equal to  $\frac{1}{2}$  this VDDQSNS voltage. This allows the user to evaluate the TPS51100 under a variety of conditions. The TPS51100EVM should not be operated when this jumper is not in place and the EVM should be powered down prior to changing the jumper position.

### 3.2 Sleep State Switches


Switches SW1 and SW2 select the S5 and S3 sleep states respectively allowing the user to examine the reaction of the TPS51100 controller to these memory sleep states.

### 3.3 Resistors R1 and R2

Resistors R1 and R2 allow the user to provide a divided reference voltage to the VDDQSNS pin of the TPS51100. If a divided external reference voltage is desired, replace R1 and R2 with the desired resistor ratio. C1 provides some filtering to keep noise from coupling through the TPS51100, which will attempt to track any noise on the VDDQSNS voltage.

### 3.4 User Selectable Configuration Modes

Figure 2 shows the location of the jumper block and two switches used to adjust the configuration of TPS51100EVM. The jumper allows the user to select either an external reference voltage or the VDDQ voltage for the TPS51100's sense voltage for the VTT and VTT\_REF voltages. In either case, VDDQ must be between 1.5 V and 3.4 V to provide the LDO source voltage for the TPS51100.



**Figure 2. TPS51100EVM Jumper Location and Default Position**

#### 3.4.1 JP1 VDDQ Reference Voltage

The TPS51100EVM ships preconfigured to use the VDDQ input voltage as both the LDOIN and VDDQSNS voltage for the TPS51100. In this configuration, the outputs VTT and VTTREF is  $\frac{1}{2}$  the VDDQ voltage. This is the most common configuration for the TPS51100 as the DDRI/DDRII specifications require the termination voltage be  $\frac{1}{2}$  the core and I/O (VDDQ) voltages. To configure the TPS51100EVM for VDDQ reference voltage, set JP1 jumper in the left horizontal position.

#### 3.4.2 JP1 External Reference Voltage

The TPS51100EVM can be configured to use an external reference voltage (EX\_REF) to generate the VTT and VTTREF termination and buffered reference voltages. This allows the user to evaluate the TPS51100 under a variety of conditions or adjust the output voltage with an external system. Even in this configuration, VDDQ must be connected to provide the LDOIN source voltage and current. To configure the TPS51100EVM for external reference voltage, set the JP1 jumper in the right horizontal position.

## 4 Test Set-Up

Figure 3 shows the basic test set up recommended to evaluate the TPS51100EVM. Please note that although all grounds are common, their connections should remain separate as noted in.




Figure 3. TPS51100EVM Recommended Test Set-Up

### 4.1 5-V DC Source ( $V_{V5IN}$ )

$V_{V5IN}$  should be a DC voltage source capable of delivering 5 V at 500 mA with a power handling capability of at least 2.5 W.  $V_{V5IN}$  should be connected between pins V5IN and V5IN\_GND.  $V_{V5IN}$  supplies the TPS51100 operating current and powers the S3 and S5 sleep state switches.

### 4.2 Core Voltage Source ( $V_{VDDQ\_IN}$ )

$V_{VDDQ\_IN}$  is a DC voltage source capable of delivering 1.5 VDC to 3.4 VDC at 3.5 ADC with a power handling capability of at least 12 W.  $V_{VDDQ\_IN}$  should be connected to between pins VDDQ IN and V5IN GND.  $V_{VDDQ\_IN}$  supplies the source current for VLDOIN and the VDDQSNS reference voltage for the TPS51100.

### 4.3 Termination Voltage Source ( $V_{VTT\_OUT}$ )

$V_{VTT\_OUT}$  source is used to test the sink capability of the VTT pin.  $V_{VTT\_OUT}$  must be able to source 3 A of current at 5 V. A blocking diode should be placed in series with  $V_{VTT\_OUT}$  to limit the sink current and prevent reverse current into  $V_{VTT\_OUT}$ .  $V_{VTT\_OUT}$  should be connected between pins VTT OUT and GND OUT.  $V_{VTT\_OUT}$  and LOAD2 should never be on at the same time.

#### **4.4 Memory Cell Reference Voltage Load (LOAD1)**

LOAD1 is an electronic or resistive load sinking less than 10 mA from the VTTREF pin voltage of 1.25 V (DDR1 Mode) or 0.9 V (DDR2 Mode). LOAD1 should be connected between pins Vtt\_Ref and Vtt\_Ref\_GND

#### **4.5 Termination Voltage Load (LOAD2)**

LOAD2 is an electronic load set in constant current mode capable of sinking 0 A to 3 A of current at 1.25 V (DDR1 Mode) or 0.9 V (DDR2 Mode). LOAD2 needs to be connected between pins VTT\_OUT and GND\_OUT. LOAD2 and  $V_{VTT\_OUT}$  should never be on at the same time.

#### **4.6 Fan**

Most power converters include components that can get hot to the touch when operating, approaching temperatures of 60°C. Because this EVM is not enclosed to allow probing of circuit nodes, a small fan capable of 200-400 LFM is recommended to reduce component temperatures when operating the evaluation module.

#### **4.7 Power Up/Power Down Procedure**

The following test procedure is recommended primarily for power up and shutting down the EVM. Whenever the EVM is running, the fan should be turned on. Also, never walk away from a powered EVM for extended periods of time.

1. Working at an ESD workstation, make sure that any wrist straps, boot straps or mats are connected referencing the user to earth ground before power is applied to the EVM. Electrostatic smock and safety glasses should also be worn.
2. Connect power supplies, loads, voltage meters and current meters as shown in Figure 1.
3. Set 100mil shunt jumper as described in User Configuration Jumper Settings for desired operational configuration. (Note: Do not attempt to change jumper settings during operation)
4. Increase  $V_{VDDQ}$  from 0 V to 1.8 or 2.4V DC. Using V4, verify  $V_{VDDQ}$  voltage between 1.5 and 3.4V.
5. Increase  $V_{V5IN}$  from 0 V to 5.0 VDC. Using V1, verify  $V_{V5IN}$  voltage between 4.75 V and 5.25 V.
6. Vary  $V_{VTT\_OUT}$  for A3 from 0 A to -2 A. (Note: Do not run both  $V_{VTT\_OUT}$  and LOAD2 at the same time)
7. Set  $V_{VTT\_OUT}$  to 0 V and disconnect.
8. Vary LOAD2 for A3 from 0 A to 2 A. (Note: Do not run both  $V_{VTT\_OUT}$  and LOAD2 at the same time)
9. Vary LOAD1 from 0 mA to 10 mA. (Note: Do not exceed 10 mA on LOAD1)
10. Vary  $V_{VDDQ\_IN}$  from 1.5 V to 3.4 V
11. Vary  $V_{V5IN}$  from 4.75 V to 5.25 V
12. Use state S3 and state S5 switches to test sleep states.
13. Decrease LOAD1 to 0 mA.
14. Decrease LOAD2 to 0 A.
15. Decrease  $V_{V5IN}$  to 0 V.
16. Decrease  $V_{VDDQ\_IN}$  to 0 V.

### **5 EVM Assembly Drawing and Layout**

TPS51100 is built on a double sided copper clad FR4 PCB 3.0"× 3.0" and 0.062 thick. Figure 4 through Figure 7 detail the PCB assembly, silk screen and copper layers for TPS51100EVM. These figures are provided for reference and evaluation purposes only.




Figure 4. Top Side Component Output (Top View)




Figure 6. Top Copper Layer (Top View)




Figure 5. Top Silk Screen (Top View)




Figure 7. Bottom Copper Layer (Bottom View)

## 6 List of Materials

**Table 2. List of Materials**

QTY	REFERENCE DESIGNATOR	DESCRIPTION	SIZE	MRF	PART NUMBER
3	C1, C5, C6	Capacitor, ceramic, 10 $\mu$ F, 6.3 V, X5R, 10%	805	TDK	C2012X5R0J106K
2	C2, C3	Capacitor, ceramic, 10 $\mu$ F, 6.3 V, X5R, 10%	1210	TDK	C3225X7R1C106M
1	C4	Capacitor, ceramic, 4.7 $\mu$ F, 6.3-V, X5R, 10%	805	TDK	C2012X5R0J475K
0	C7, C8, C9	Capacitor, ceramic, X5R, 6.3V	805		
1	C10	Capacitor, ceramic, 0.1 $\mu$ F, 50 V, X7R, 10%	805	TDK	C2012X7R1H104K
8	J1, J2, J3, J4, J5, J6, J7, J8	Header, single pin	0.125 x 1	Keystone Electronics	1573-2
1	JP1	Header, 3-pin, 100 mil spacing	0.1 x 0.3	Sullins	PTC36SAAN
0	R1	Resistor, chip, 1/10W, 1%	805		
1	R2	Resistor, chip, 0 Ohms, 1/10-W, 1%	805	Std	Std
2	SW1, SW2	Switch, ON-ON Mini Toggle	0.28 x 0.18	NKK	G12AP
1	U1	IC, High Performance DDR1&II 3A LDO & Buffered Reference	HTTSOP-10	TI	TPS51100DGQ
1		PCB, 2-layer FR4, 3.0" x 3.0" 0.063thk	2.25 x 3.20	Any	HPA078A
1		Shunt, 100 mil jumper	0.1 x 0.2	Sullins	PJ-19-2-0
4		Bumpon, Transparent	0.44 x 0.2	3M	SJ5303



## FCC Warnings

This equipment is intended for use in a laboratory test environment only. It generates, uses, and can radiate radio frequency energy and has not been tested for compliance with the limits of computing devices pursuant to subpart J of part 15 of FCC rules, which are designed to provide reasonable protection against radio frequency interference. Operation of this equipment in other environments may cause interference with radio communications, in which case the user at his own expense will be required to take whatever measures may be required to correct this interference.

## EVM IMPORTANT NOTICE

Texas Instruments (TI) provides the enclosed product(s) under the following conditions:

This evaluation kit being sold by TI is intended for use for **ENGINEERING DEVELOPMENT OR EVALUATION PURPOSES ONLY** and is not considered by TI to be fit for commercial use. As such, the goods being provided may not be complete in terms of required design-, marketing-, and/or manufacturing-related protective considerations, including product safety measures typically found in the end product incorporating the goods. As a prototype, this product does not fall within the scope of the European Union directive on electromagnetic compatibility and therefore may not meet the technical requirements of the directive.

Should this evaluation kit not meet the specifications indicated in the EVM User's Guide, the kit may be returned within 30 days from the date of delivery for a full refund. **THE FOREGOING WARRANTY IS THE EXCLUSIVE WARRANTY MADE BY SELLER TO BUYER AND IS IN LIEU OF ALL OTHER WARRANTIES, EXPRESSED, IMPLIED, OR STATUTORY, INCLUDING ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE.**

The user assumes all responsibility and liability for proper and safe handling of the goods. Further, the user indemnifies TI from all claims arising from the handling or use of the goods. Please be aware that the products received may not be regulatory compliant or agency certified (FCC, UL, CE, etc.). Due to the open construction of the product, it is the user's responsibility to take any and all appropriate precautions with regard to electrostatic discharge.

**EXCEPT TO THE EXTENT OF THE INDEMNITY SET FORTH ABOVE, NEITHER PARTY SHALL BE Liable to the other FOR ANY INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES.**

TI currently deals with a variety of customers for products, and therefore our arrangement with the user **is not exclusive**.

TI assumes **no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein.**

Please read the EVM User's Guide and, specifically, the EVM Warnings and Restrictions notice in the EVM User's Guide prior to handling the product. This notice contains important safety information about temperatures and voltages. For further safety concerns, please contact the TI application engineer.

Persons handling the product must have electronics training and observe good laboratory practice standards.

No license is granted under any patent right or other intellectual property right of TI covering or relating to any machine, process, or combination in which such TI products or services might be or are used.

## EVM WARNINGS AND RESTRICTIONS

It is important to operate this EVM within the input voltage range of 1.5 V to 3.4 V and 4.75 V to 5.25 V and the output voltage range of 0.75 V to 1.70 V.

Exceeding the specified input range may cause unexpected operation and/or irreversible damage to the EVM. If there are questions concerning the input range, please contact a TI field representative prior to connecting the input power.

Applying loads outside of the specified output range may result in unintended operation and/or possible permanent damage to the EVM. Please consult the EVM User's Guide prior to connecting any load to the EVM output. If there is uncertainty as to the load specification, please contact a TI field representative.

During normal operation, some circuit components may have case temperatures greater than 60°C. The EVM is designed to operate properly with certain components above 60°C as long as the input and output ranges are maintained. These components include but are not limited to linear regulators, switching transistors, pass transistors, and current sense resistors. These types of devices can be identified using the EVM schematic located in the EVM User's Guide. When placing measurement probes near these devices during operation, please be aware that these devices may be very warm to the touch.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2004, Texas Instruments Incorporated

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

<b>Products</b>		<b>Applications</b>	
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>	Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>	Automotive	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>	Broadband	<a href="http://www.ti.com/broadband">www.ti.com/broadband</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>	Digital Control	<a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>	Military	<a href="http://www.ti.com/military">www.ti.com/military</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>	Optical Networking	<a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>	Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>	Telephony	<a href="http://www.ti.com/telephony">www.ti.com/telephony</a>
Low Power Wireless	<a href="http://www.ti.com/lpw">www.ti.com/lpw</a>	Video & Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>
		Wireless	<a href="http://www.ti.com/wireless">www.ti.com/wireless</a>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2007, Texas Instruments Incorporated