

Informational PCN

Data Sheet Update:

WM8234 version 4.8

Dear Customer,

This notification is to advise you of the following change.

With immediate effect, the data sheet for WM8234 will be updated to reflect a change of supported operating frequencies (MCLK, Sample Rates).

Special Note:

This document supersedes any prior communication regarding WM8234 version 4.8.

If you have any questions, please contact your Sales Representative.

Sincerely,

Quality Systems Administrator Cirrus Logic Corporate Quality Phone: +1(512) 851-4000

Rev. 09062017A



Products Affected:

The devices listed on this page are the complete list of affected devices. According to our records, these are the devices that you have purchased within the past twenty-four (24) months. The corresponding customer part number is also listed, if available.

Technical details of this Process / Product Change follow on the next page(s).

Title	:	Data Sheet Up	date: WM8234 version 4.8							
Customer Contact: Local Field Sales				resentative	Phone: (51	2) 851-4000	Dept:	Corporate Quality		
Proposed 1 st Ship Date:			NA	IA Estimated Sample Availability Date: NA						
Cha	nge Type:									
	Assembly Site			Assembly Process			Assembly Materials			
	Wafer Fab Site			Wafer Fab Process			Wafer Fab Materials			
	Wafer Bump Site			Wafer Bump Process			Wafer Bump Material			
	Test Site			Test Process			Design			
Electrical Specification				Mechanical Specification			Part Number			
Packing/Shipping/Labeling			Χ	Other						
Comments: Data Sheet Upda			ate							

PCN Details

Description of Change:

The supported operating frequencies (MCLK, Sample Rates) updated.

Data Sheet Reference:

WM8234: https://www.cirrus.com/products/wm8234/

WM8234 from version 4.7 to version 4.8

	Before	After
Feature (page 1)	 1. 140 MSPS conversion rate 2. LVDS/CMOS output option LVDS 5pair 490 MHz 35-bit data CMOS 90 MHz output maximum 3. Complete on chip clock generator. MCLK 5MHz to 23MHz 	 1. 135 MSPS conversion rate 2. LVDS/CMOS output option LVDS 5-pair 315 MHz 35-bit data CMOS 90 MHz output maximum 3. Complete on chip clock generator. MCLK 5 - 22.5 MHz
Electrical Characteristics (page 8-10, 15)	Test condition with: AVDD = LDOVDD = DBVDD = 3.3V, AGND = LDOGND = DBGND= 0V,	Test condition with: AVDD = LDOVDD = DBVDD = 3.3V, AGND = LDOGND = DBGND= 0V,
	T _A = 25°C, MCLK= 23.3MHz unless otherwise stated.	T _A = 25°C, MCLK= 22.5MHz unless otherwise stated.

Rev. 09062017A Cirrus Logic | 800 W. 6th St., Austin, TX 78701 | 512-851-4000 Page 2 of 7

CONFIDENTIAL



	Supply Currents:	Supply Currents:			
	Input & VRLC source-follower disabled	Input & VRLC source-follower disabled			
	MCLK=23.3MHz, SF_INP=0, SF_VRLC=0: TYP 390mA	MCLK=22.5MHz, SF_INP=0, SF_VRLC=0: TYP 390mA			
	Input & VRLC source-follower enabled	Input & VRLC source-follower enabled			
	MCLK=23.3MHz, SF_INP=1, SF_VRLC=1: TYP 440mA	MCLK=22.5MHz, SF_INP=1, SF_VRLC=1: TYP 440mA			
OUTPUT	Test condition with:	Test condition with:			
DATA TIMING (LVDS OUTPUT)	AVDD = LDOVDD = DBVDD = 3.3V, AGND = LDOGND = DBGND= 0V,	AVDD = LDOVDD = DBVDD = 3.3V, AGND = LDOGND = DBGND= 0V,			
(page 16)	T _A = 25°C, MCLK= 23.3MHz unless otherwise stated.	T _A = 25°C, MCLK= 22.5MHz unless otherwise stated.			

Rev. 09062017A



PCN Notification Date: 11/26/2018 **PCN Number:** PCN-2018-109

Register PLL DLL SETUP (page 23)

Before

PLL DLL SETUP

VVM8234 is supporting wide range of input frequency, PLL_EXDIV_SEL[2:0], LVDLGAIN[1:0] and DLGAIN[1:0] must be configured by MCLK clock rate and data output format.

Note that after PLL and DLL configuration, the device must be reset as the following step.

- 1. R03[1:0]=11 (PDMD=1, PD=1)
- 2. Delay1ms
- 3. R03[1:0]=00 (Normal operation)

Also, several LVDS operation mode is required to change internal LDO configuration to perform LVDS clocking properly. The following register need to set to change the LDO configuration.

- 1. R1B0h=1
- 2. R1B4h=12h

			21.1	20.0	17.5	15.0	12.5	12.0	8.33	7.5	5.0
		MICLK Clock rate	~	~	~	~	~	~	~	~	~
	Max sample rate	[MHz]	23.3	21.0	19.99	17.49	14.99	12.49	11.99	8.32	7.49
		PLL_EXDIV_SEL[2:0]	\setminus	\setminus	\setminus	000	000	000	001	001	001
CMOS 10 bit	15MHz	LVDLSAIN[1:0]	\setminus	\setminus	\setminus	\setminus	\setminus	\setminus	\setminus	\setminus	\setminus
CIWOS 10 BIL	1216/12	DLGAIN[1:0]	\setminus	\setminus	\setminus	01	10	10	10	10	10
		LDOsetting	\setminus	\setminus	\setminus	\setminus	\setminus	\setminus	\setminus	\setminus	\setminus
		PLL_EXDIV_SEL[2:0]	001	001	001	001	001	010	010	010	011
LVDS Spair 10bit	23.3MHz	LVDLSAIN[1:0]	00	00	01	01	01	01	01	01	10
CVOS Span Tour		DLGAIN[1:0]	01	01	01	01	10	10	10	10	10
		LDOsetting	12h	12h	\backslash	\setminus	\setminus	\setminus	\setminus	\setminus	\backslash
	23.3MHz	PLL_EXDIV_SEL[2:0]	001	001	001	001	001	001	001	010	010
LVDS 5 pair 16bit		LVDLSAIN[1:0]	00	00	00	00	01	01	01	01	01
CVO3 Spall Tour		DLGAIN[1:0]	01	01	01	01	10	10	10	10	10
		LDOsetting	12h	12h	12h	12h	\setminus	\setminus	\setminus	\setminus	\setminus
		PLL_EXDIV_SEL[2:0]	\setminus	001	001	001	001	001	001	010	010
LVDS Spair 10bit	21MHz	LVDLSAIN[1:0]	\setminus	00	00	00	01	01	01	01	01
LVDS 4pair 12bit	2114.112	DLGAIN[1:0]	\setminus	01	01	01	10	10	10	10	10
		LDOsetting	\setminus	12h	12h	12h	\setminus	\setminus	\setminus	\setminus	\setminus
		PLL_EXDIV_SEL[2:0]	\setminus	$\overline{}$	\backslash	/	\setminus	\setminus	001	001	001
LVDS Spair 16bit	10.5MHz	LVDLSAIN[1:0]	\setminus	$\overline{}$	\backslash	/	\setminus	\setminus	00	00	01
CACO Shall Innit	20.500112	DLGAIN[1:0]	\setminus	$\overline{}$	\backslash	/	\setminus	\setminus	10	10	10
		LDOsetting			$\overline{}$		$\overline{}$	\setminus	12h	12h	\backslash

Table 4 PLL and DLL Setting

CONFIDENTIAL

Rev. 09062017A Cirrus Logic | 800 W. 6th St., Austin, TX 78701 | 512-851-4000

Page 4 of 7

www.cirrus.com



Register PLL DLL SETUP (page 23) - Continued

After

PLL DLL SETUP

The VMM8234 supports a wirde range of MCLK input frequencies. The PLL_EXDIV_SEL[2:0], LVDLGAIN[1:0] and DLGAIN[1:0] fields must be configured according to the MCLK frequency and the applicable data-output format – see Table 4. Note the LVDLGAIN field is not used in CMOS mode.

Note that after PLL and DLL configuration, the device must be reset as follows:

- R03[1:0]=11 (PDMD=1, PD=1)
- Delay1 ms
- R03[1:0]=00 (Normal operation)

Under default conditions, the LDO2 voltage is 1.8V. To select 2.0V output as noted in Table 4, the following control sequence is required:

- R1B0h[0]=1
- R1B4h=12h

		MCLK frequency	20.0	15.1		12.5	12.0	8.33	7.6		5.0
		(MHz)	~	~		~	~	~	~		~
Data Format	Max sample rate		22.5	19.99	15.0	14.99	12.49	11.99	8.32	7.5	7.49
CMOS 10-bit	15 M Hz	PLL_EXIDIV_SEL[2:0]		_	000	000	000	001	001	001	001
		DLGAIN[1:0]	ı	-	01	10	10	10	10	10	10
		LD 02 voltage	ı	1	1.87	1.87	1.8V	1.87	1.8V	1.87	1.8V
LVDS 10-bit 5-pa ir	22.5 MHz	PLL_EXIDIV_SEL[2:0]	001	001	001	001	010	010	010	010	011
		LVDLGAIN[1:0]	00	01	01	01	01	01	01	01	10
		DLGAIN[1:0]	01	01	01	10	10	10	10	10	10
		LD 02 voltage	2.0V	1.8V	1.87	1.87	1.8V	1.87	1.8V	1.87	1.8V
LVDS 16-bit 5-pa ir	15 M Hz	PLL_EXIDIV_SEL[2:0]	_	_	001	001	001	001	010	010	010
LVDS 10-bit 3-pair		LVDLGAIN[1:0]	_	_	00	01	01	01	01	01	01
LVDS 12-bit 4-pair		DLGAIN[1:0]	ı	-	01	10	10	10	10	10	10
		LD 02 voltage	ı	1	2.0V	1.87	1.8V	1.87	1.8V	1.87	1.8V
LVDS 16-bit 3-pair	7.5 M Hz	PLL_EXIDIV_SEL[2:0]	-	_	_	_	_	_	_	001	001
		LVDLGAIN[1:0]		_	_	_	_	_	_	00	01
		DLGAIN[1:0]	1	1		_	-		-	10	10
		LD 02 voltage	ı	_		_	1	_	_	2.0V	1.8V

Table 4 PLL and DLL Setting

Rev. 09062017A Cirrus Logic | 800 W. 6th St., Austin, TX 78701 | 512-851-4000 Page 5 of 7 **CONFIDENTIAL** www.cirrus.com



PCN Notification Date: 11/26/2018 **PCN Number:** PCN-2018-109

OUTPUT DATA FORMAT (page 25)

Before

MODES	DESCRIPTION	ОИТРИТ	MAXIMUM
		DATARATE	MCLK RATE
1	LVDS 10-bit 5pair	MCLK x14	23.3MSPS
2	LVDS 16-bit 5pair	MCLK x21	23.3MSPS
3	LVDS 10-bit 3pair	MCLK x21	21.0MSPS
4	LVDS 16-bit 3pair	MCLK x42	10.5MSPS
5	LVDS 12-bit 4pair	MCLK x21	21.0MSPS
6	CMOS 10-bit	MCLK x6	15MSPS

Table 5 Output Format and Data Rate

After

MODES	DESCRIPTION	ОИТРИТ	MAXIMUM		
		DATA RATE	MCLK RATE		
1	LVDS 10-bit 5pair	MCLK x 14	22.5 MHz		
2	LVDS 16-bit 5pair	MCLK x 21	15 MHz		
3	LVDS 10-bit 3pair	MCLK x 21	15 MHz		
4	LVDS 16-bit 3pair	MCLK x 42	7.5 MHz		
5	LVDS 12-bit 4pair	MCLK x 21	15 MHz		
6	CMOS 10-bit	MCLK x 6	15 MHz		

Table 5 Output Format and Data Rate

Reason for Change:

When operating some AFE devices at higher output data rate configurations, some devices operating in these conditions are not operating as expected and therefore more headroom in the clock generation block is required to ensure correct operation of all devices.

Therefore, a restriction has been applied to the maximum sample rate in various LVDS output configurations.

Anticipated Impact on Form, Fit, Function, Quality or Reliability:

No impact to form, fit, quality or reliability. Impact to function as per the details above.

> Rev. 09062017A Cirrus Logic | 800 W. 6th St., Austin, TX 78701 | 512-851-4000



Anticipated Impact on Material Declaration:									
	 ✓ No Impact to the Material Declarations or Product Content reports are driven from production data and will be available following the production release. 								
Produc	t Affected:								
				1					
	Device		Cirrus Logic Part Number						
	WM8234 WM8234GEFL/RV								
				•					
Chang	<u>jes To Product Identification</u>	n Resu	ulting From This PCN:						
	arking changes, this is a dingly	a datas	sheet only change and the da	ata sheet will be revised					