

Integrated Device Technology, Inc. 6024 Silver Creek Valley Road, San Jose, CA 95138

	PRODU(CT/PROCESS C	CHA	NGE N	OTICE (P	CN)		
PCN #: N1710-01 Date: November 8, 2017 Product Affected: 8V49NS0312NLGI(8)			MEANS OF DISTINGUISHING CHANGED DEVICES: Product Mark Back Mark Date Code					
Date Effective:	February 8, 2018			Other	Datasheet ch	ange only		
Contact: E-mail:	TSD Clock Team clocks@idt.com			chment: ples: Sample	Yes es are available no	☐ No ow.		
DESCRIPTION ☐ Die Technolog ☐ Wafer Fabrica ☐ Assembly Prod ☐ Equipment ☐ Material ☐ Testing ☐ Manufacturing ☐ Data Sheet ☐ Other	cess	This notice is to advise our is updated to 138MHz to a There is no change to the datasheet parameters is shall in the event frequency is I	meet j die/pa nown i higher to reco	period jitter co ackage technol in Table 28. than 138MHz ommend custos	mpliance. ogy or manufactu , output clock wi mer to use 8V49N	atput divider's max. frequency aring. The change in ill have higher period jitter.		
CUSTOMER ACTION TO THE PROPERTY OF THE PROPERT	cate that you require l or request additionadd that this change is	ENT OF RECEIPT: e written notification of this al information. If IDT does acceptable. version manufactured after t	not re	ceive acknowl	edgement within	30 days of this notice		
Customer:]	Approval fo	r shipments p	rior to effective date.		
Name/Date:		E		Address:				
Title:		P!	hone :	# /Fax #:				
CUSTOMER CO	OMMENTS:							
IDT ACKNOWI	LEDGMENT OF R	RECEIPT:						
RECD. BY:			DAT	TE:				

PRODUCT/PROCESS CHANGE NOTICE (PCN)

ATTACHMENT 1 - PCN #: N1710-01

PCN Type: Datasheet Revision Change

Data Sheet Change: Yes

Detail of Change: This notice is to advise our customers that the QD fractional output divider's max. frequency is updated

to 138MHz to meet period jitter compliance.

The is no change to the die/package technology or manufacturing. The change in datasheet parameters

is shown in Table 28.

In the event frequency is higher than 138 MHz, output clock will have higher period jitter. As such, IDT would like to recommend customer to use 8V49NS0412 if they need to run above 138MHz since the

two devices are drop in compatible.

Datasheet Changes: Table 28

From:

AC Electrical Characteristics

Table 28: AC Characteristics, a $V_{CC_a}X^b = V_{CCOX}^c = 3.3V+5\%$, $T_A = -40^{\circ}C$ to $+85^{\circ}C$, $V_{EE} = 0V$

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f _{VCO}	VCO Frequency			2400		2500	MHz
f _{PFD}	Phase / Frequency Detector Frequency			5		200	MHz
four	Output Frequency	QA[0:3] nQA[0:3] QB[0:3] nQB[0:3] QC[0:1] nQC[0:1]		10.91		2500	MHz
		QD0, nQD0	Integer Divider Selected	10.91		2500	MHz
			Fractional Divider Selected	20		250	MHz
		QD1	Integer Divider Selected	10.91		250	MHz
			Fractional Divider Selected	20		250	MHz
<i>t</i> sk(b)	Bank Skew ^{d, e, f}	Bank A	Same Frequency and Output Type			45	
		Bank B	Only valid for skew between outputs in			45	ps
		Bank C	the same bank			20	1
		OVIU-31					

To:

AC Electrical Characteristics

Table 28: AC Characteristics, a $V_{CC_{-}X}^{b}$ = V_{CCOX}^{c} = 3.3V+5%, T_{A} = -40°C to +85°C, V_{EE} = 0V

Symbol	Parameter Test Conditions		Test Conditions	Minimum	Typical	Maximum	Units
f _{VCO}	VCO Frequency			2400		2500	MHz
f _{PFD}	Phase / Frequency	cy Detector		5		200	MHz
^f ouт	Output Frequency	QA[0:3] nQA[0:3] QB[0:3] nQB[0:3] QC[0:1] nQC[0:1]		10.91		2500	MHz
		QD0, nQD0	Integer Divider Selected	10.91		2500	MHz
			Fractional Divider Selected	20		138	MHz
		QD1	Integer Divider Selected	10.91		250	MHz
			Fractional Divider Selected	20		138	MHz
tsk(b)	Bank Skew ^{d, e, f}	Bank A	Same Frequency and Output Type			45	
		Bank B	Only valid for skew between outputs in			45	ps
		Bank C	the same bank			20	
			1	-			-