Integrated Device Technology, Inc. 6024 Silver Creek Valley Road, San Jose, CA - 95138 PRODUCT/PROCESS CHANGE NOTICE (PCN)				
PCN #: TB1812-01 DATE: January 8, 2019 Product Affected: F2270NLGK F2270NLGK8 Date Effective: April 8, 2019 Contact: IDT PCN DESK E-mail: pcndesk@idt.com	MEANS OF DISTINGUISHING CHANGED DEVICES: Product Mark Back Mark Date Code Other Shipment after PCN Effective Attachment: Yes No Samples: Contact your local sales representative for sample and datasheet requests.			
DESCRIPTION AND PURPOSE OF CHANGE: Die Technology Wafer Fabrication Process Assembly Process Equipment Material Manufacturing Site Data Sheet Other - ATE limits RELIABILITY/QUALIFICATION SUMMARY:				
There is no expected change in quality or reliability. CUSTOMER ACKNOWLEDGMENT OF RECEIPT: IDT records indicate that you require written notification of this change. Please use the acknowledgement below or E-Mail to grant approval or request additional information. If IDT does not receive acknowledgement within 30 days of this notice it will be assumed that this change is acceptable. IDT reserves the right to ship either version manufactured after the process change effective date.				
Title	Approval for shipments prior to effective date. Mail Address: none# /Fax# :			
CUSTOMER COMMENTS:				
IDT ACKNOWLEDGMENT OF RECEIPT: RECD. BY:	DATE:			



Integrated Device Technology, Inc. 6024 Silver Creek Valley Road, San Jose, CA - 95138

PRODUCT/PROCESS CHANGE NOTICE (PCN)

ATTACHMENT I - PCN # : TB1812-01

Data Sheet & ATE Limits **PCN Type:**

Data Sheet Change: Yes

Details Of Change:

This notice is to advise our customers that Data Sheet limits and ATE limits are being changed as the process variation for Control Pin Leakage Current that was used to calculate the original ATE limits does not accurately represent the variation observed in production test measurements.

Table 1: Datasheet Limits Changes

From:

(i) V_{MODE} Current and V_{CTRL} Current

Electrical Characteristics (General)

Table 4. Electrical Characteristics (General) Refer to the application circuit in Figure 60 for the required circuit and use L1 = L2 = 0Ω . The specifications in this table apply at V₀₀ = +5.0V, $T_{eF} = +20^{\circ}$, $T_{eF} = 500$ MHz, $Z_{e} = Z_{L} = 750$, signal applied to RF1, minimum attenuation, $R_{N} = 0$ dBm for small signal parameters, $P_{N} = +20$ dBm per toge for two tone tests, V_{NODE} is LOW or HIGH, and Evaluation Board (EW(s)) trace and connector losses are de-embedded, unless otherwise noted

Parameter	Symbol	Condition	Minimum	Typical	Maximum	Units
V _{NODE} Logic Input HIGH	VIH	$3.9V \le V_{DD} \le 5.5V$	1.07 N		3.6	v
Mode Logic inpact fior	¥1H	V ₀₀ < 3.9V	1.07		$V_{DD} = 0.3$	1 *
VNODE LOGIC Input LOW	VIL		0		0.63	V
V _{DD} Current	loo			1.4	2.5	mΑ
V _{MODE} Current	INODE		-40		40	ыA
V _{CTRL} Current	ICTRL		-50		50	ųА
Attenuation State	V _{NODE} = LOW		10		dB/V	
Attenuation Slope	ATTSLOPE	V _{MODE} = HIGH		-10		UD/V
Attenuation Variation over Temperature (reference to +25°C)	ATT _{VAR}	f _{RE} = 50MHz (-40°C to 105°C, over full signal range of V _{CTRL})		±1		dB
Settling Time	Laettue.	Any 1dB step in the 0dB to 33dB control range, 50% of V _{CTRL} signal to RF settled to within ± 0.1dB		25		μs

Specifications in the minimum/maximum columns that are shown in **bold italics** are guaranteed by test. Specifications in these [a] columns that are not shown in bold italics are guaranteed by design characterization

To:

Parameter	Symbol	Condition	Minimum	Typical	Maximum	Units
VMODE Logic Input HIGH	ViH	$3.9V \leq V_{DD} \leq 5.5V$	1.07 N		3.6	v
	VIH	V _{DD} < 3.9V	1.07		V _{DD} - 0.3	1 *
V _{MODE} Logic Input LOW	VIL		0		0.63	V
V _{DD} Current	loo			1.4	2.5	mA
V _{MODE} Current	INCOE			<mark>25</mark>		<u>uA</u>
V _{CTRL} Current	ICTRL			<mark>50</mark>		UA.
Attenuation Slope ATT _{SLOPE}	V _{MODE} = LOW		10		dB/V	
Attenuation Slope	ATTSLOPE	V _{MODE} = HIGH		-10		UD/V
Attenuation Variation over Temperature (reference to +25°C)	ATT _{VAR}	f _{RF} = 50MHz (-40°C to 105°C, over full signal range of V _{CTRL})		±1		dB
Settling Time	Laettue.	Any 1dB step in the 0dB to 33dB control range, 50% of V _{CTRL} signal to RF settled to within ± 0.1dB		25		μs

[a] Specifications in the minimum/maximum columns that are shown in bold italics are guaranteed by test. Specifications in these columns that are not shown in bold italics are guaranteed by design characterization



ATTACHMENT I - PCN # : TB1812-01

Table 2: ATE Limits Changes

(ii) Deleted 3.6v logic current tests

From	То
Test 301 Ictrl @ 3.6v Min 25uA Max 32uA	-
Test 302 Ictrl @ 3.6v Min 8uA Max 30uA	-
Test 303 Ictrl @ 5.5v Min 40uA Max 50uA	Test 303 Ictrl @ 5.5v Min 40uA Max 63uA
Test 401 Ictrl @ 3.6v Min -6uA Max -0.1uA	-
Test 402 Imode @ 3.6v Min -0.9uA Max 0.9uA	-