## **CHANGE NOTIFICATION**



April 01, 2014

Dear Sir/Madam:

PCN# 040114

### Subject: Notification of Change to LTC2480 Datasheet

Please be advised that Linear Technology Corporation has made a change to the LTC2480 specification in order to improve device manufacturability. The Maximum External Oscillator Frequency ( $f_{EOSC}$ ) in the Timing Characteristics is being reduced from 4000kHz to 1000kHz. This is also noted in the text and in the graphs of performance vs. sample rate in Figures 20 to 27 of the attached datasheet. Performance degrades at high sample rates as shown in the figures, and an external oscillator frequency of 1000kHz is a more conservative maximum. No changes are being made to the circuit or the test methodology. Product shipped after June 2, 2014 will be tested to the new limit.

Should you have any further questions, please feel free to contact me at 408-432-1900 ext. 2077, or by email at <u>JASON.HU@LINEAR.COM</u>. If I do not hear from you by June 2, 2014, we will consider this change to be approved by your company.

Sincerely,

Jason Hu Quality Assurance Engineer

**ANALOG INPUTS AND DIGITAL OUTPUTS** The  $\bullet$  denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. (Note 3)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
I <sub>IN</sub>	Digital Input Current SCK	$0V \le V_{IN} \le V_{CC}$ (Note 10)	٠	-10		10	μA
CIN	Digital Input Capacitance CS, f <sub>0</sub> , SDI				10		pF
CIN	Digital Input Capacitance SCK				10		pF
V <sub>OH</sub>	High Level Output Voltage SDO	I <sub>0</sub> = -800μA	٠	V <sub>CC</sub> - 0.5			V
V <sub>OL</sub>	Low Level Output Voltage SDO	I <sub>0</sub> = 1.6mA	٠			0.4	V
V <sub>OH</sub>	High Level Output Voltage SCK	I <sub>0</sub> = -800μA	•	V <sub>CC</sub> – 0.5			V
V <sub>OL</sub>	Low Level Output Voltage SCK	I <sub>0</sub> = 1.6mA	٠			0.4	V
I <sub>OZ</sub>	Hi-Z Output Leakage SDO		٠	-10		10	μA

# **POWER REQUIREMENTS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. (Note 3)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V <sub>CC</sub>	Supply Voltage		٠	2.7		5.5	V
Icc	Supply Current	Conversion Mode (Note 12) Sleep Mode (Note 12) H-Grade	•		160 1	250 2 20	μΑ μΑ μΑ

# **TIMING CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. (Note 3)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
f <sub>EOSC</sub>	External Oscillator Frequency Range	(Note 15)	٠	10		1000 4 <del>000</del>	kHz
t <sub>HEO</sub>	External Oscillator High Period		٠	0.125		100	μs
t <sub>LEO</sub>	External Oscillator Low Period		٠	0.125		100	μs
t <sub>conv_1</sub>	Conversion Time for 1x Speed Mode	50Hz Mode 50Hz Mode (H-Grade) 60Hz Mode 60Hz Mode (H-Grade) Simultaneous 50Hz/60Hz Mode Simultaneous 50Hz/60Hz Mode (H-Grade) External Oscillator	• • • •	157.2 157.2 131.0 131.0 144.1 144.1 440	160.3 160.3 133.6 133.6 146.9 146.9 136/f <sub>EOSC</sub> (	163.5 165.1 136.3 137.6 149.9 151.0 in kHz)	ms ms ms ms ms ms ms
t <sub>conv_2</sub>	Conversion Time for 2x Speed Mode	50Hz Mode 50Hz Mode (H-Grade) 60Hz Mode 60Hz Mode (H-Grade) Simultaneous 50Hz/60Hz Mode Simultaneous 50Hz/60Hz Mode (H-Grade) External Oscillator	• • • •	78.7 65.6 72.2	80.3 66.9 73.6 56/f <sub>EOSC</sub> (	81.9 82.7 68.2 68.9 75.1 75.6	ms ms ms ms ms ms ms
f <sub>ISCK</sub>	Internal SCK Frequency	Internal Oscillator (Note 10) External Oscillator (Notes 10, 11)		38.4 f <sub>EOSC</sub> /8			kHz kHz
DISCK	Internal SCK Duty Cycle	(Note 10)	٠	45		55	%
f <sub>ESCK</sub>	External SCK Frequency Range	(Note 10)	٠			4000	kHz



2480f 5

## LTC2480

## APPLICATIONS INFORMATION

internal oscillator and 50Hz mode, the extra gain error is 0.061ppm. If an external clock is used, the corresponding extra gain error is  $0.24 \cdot 10-6 \cdot f_{EOSC}$ ppm.

The magnitude of the dynamic reference current depends upon the size of the very stable internal sampling capacitors and upon the accuracy of the converter sampling clock. The accuracy of the internal clock over the entire temperature and power supply range is typically better than 0.5%. Such a specification can also be easily achieved by an external clock. When relatively stable resistors (50ppm/°C) are used for the external source impedance seen by  $V_{REF}^+$ and GND, the expected drift of the dynamic current gain error will be insignificant (about 1% of its value over the entire temperature and voltage range). Even for the most stringent applications a one-time calibration operation may be sufficient.


In addition to the reference sampling charge, the reference pins ESD protection diodes have a temperature dependent leakage current. This leakage current, nominally 1nA (±10nA max), results in a small gain error. A 100 $\Omega$  source resistance will create a 0.05µV typical and 0.5µV maximum full-scale error.

### **Output Data Rate**

When using its internal oscillator, the LTC2480 produces up to 7.5 samples per second (sps) with a notch frequency of 60Hz, 6.25sps with a notch frequency of 50Hz and 6.82sps with the 50Hz/60Hz rejection mode. The actual output data rate will depend upon the length of the sleep and data output phases which are controlled by the user and which can be made insignificantly short. When operated with an external conversion clock ( $f_0$  connected to an external oscillator), the LTC2480 output data rate can be increased as desired. The duration of the conversion phase is 41036/ $f_{EOSC}$ . If  $f_{EOSC} = 307.2$ kHz, the converter behaves as if the internal oscillator is used and the notch is set at 60Hz.

An increase in  $f_{EOSC}$  over the nominal 307.2kHz will translate into a proportional increase in the maximum output data rate. The increase in output rate is nevertheless accompanied by three potential effects, which must be carefully considered.

First, a change in  $f_{EOSC}$  will result in a proportional change in the internal notch position and in a reduction of the converter differential mode rejection at the power line fre-





2480fd

## APPLICATIONS INFORMATION

quency. In many applications, the subsequent performance degradation can be substantially reduced by relying upon the LTC2480's exceptional common mode rejection and by carefully eliminating common mode to differential mode conversion sources in the input circuit. The user should avoid single-ended input filters and should maintain a very high degree of matching and symmetry in the circuits driving the IN<sup>+</sup> and IN<sup>-</sup> pins.

Second, the increase in clock frequency will increase proportionally the amount of sampling charge transferred through the input and the reference pins. If large external input and/or reference capacitors ( $C_{IN}$ ,  $C_{REF}$ ) are used, the previous section provides formulae for evaluating the effect of the source resistance upon the converter performance for

22

V<sub>CC</sub> = V<sub>REF</sub> = 5V

any value of  $_{fEOSC}$ . If small external input and/or reference capacitors ( $C_{IN}$ ,  $C_{REF}$ ) are used, the effect of the external source resistance upon the LTC2480 typical performance can be inferred from Figures 13, 14, 15 and 16 in which the horizontal axis is scaled by 307200/f<sub>EOSC</sub>.

Third, an increase in the frequency of the external oscillator above 1MHz (a more than  $3 \times$  increase in the output data rate) will start to decrease the effectiveness of the internal autocalibration circuits. This will result in a progressive degradation in the converter accuracy and linearity. Typical measured performance curves for output data rates up to 100 readings per second are shown in Figures 20 to 27. In order to obtain the highest possible level of accuracy from this converter at output data rates above 20 readings per




Figure 23. Resolution (Noise\_{RMS}  $\leq$  1LSB) vs Output Data Rate and Temperature

 $V_{CC} = 5V, V_{RFF}$ 

 $V_{IN(CM)} = V_{REF(CM)}$  $V_{IN} = 0V$ 

T<sub>A</sub> = 25°C RES = LOG 2 (V<sub>REE</sub>/NOISE<sub>RMS</sub>)

10 20 30 40 50 60 70 80 90

OUTPUT DATA RATE (READINGS/SEC)

Figure 26. Resolution (Noise<sub>RMS</sub>  $\leq$  1LSB)

vs Output Data Rate and Reference Voltage

F<sub>0</sub> = EXT CLOCK

24

22

20

18

16

14

12

10

0

RESOLUTION (BITS)




Figure 24. Resolution (INL<sub>MAX</sub>  $\leq$  1LSB) vs Output Data Rate and Temperature






Figure 25. Offset Error vs Output Data Rate and Reference Voltage







2480fd

100