## CHANGE NOTIFICATION



August 02, 2013

Dear Sir/Madam: PCN# 080213

## Subject: Notification of Change to LTC3411A Datasheet

Please be advised that Linear Technology Corporation has made a minor change to the LTC3411A product datasheet to better center the parametric distribution within the specification range. The change is shown on the attached page of the marked up datasheet. There was no change made to the die. The product shipped after 10/04/2013 will be tested to the new limits.

Should you have any further questions, please feel free to contact me at 408-432-1900 ext. 2077, or by e-mail at <a href="mailto:JASON.HU@linear.com">JASON.HU@linear.com</a>. If I do not hear from you by October 3<sup>st</sup>, 2013, we will consider this change approved by your company.

Sincerely,

Jason Hu

Quality Assurance Engineer

## **ELECTRICAL CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating junction temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ , $V_{IN} = 3.6V$ , $R_T = 125k$ unless otherwise specified. (Note 2)

SYMBOL	PARAMETER	CONDITIONS	П	MIN	TYP	MAX	UNITS
Is	Input DC Supply Current (Note 4) Active Mode Sleep Mode Shutdown	VSYNCMODE = 3.6V, VFB = 0.75V VSYNCMODE = 3.6V, VFB = 0.84V VSHDNPT = 3.6V			330 40 0.1	450 60 1	μΑ μΑ μΑ
V <sub>SHDN/RT</sub>	Shutdown Threshold High Active Oscillator Resistor				V <sub>IN</sub> – 0.6 125k	V <sub>IN</sub> = 0.4 1M	V Ω
fosc	Oscillator Frequency	R <sub>T</sub> = 125k (Note 7)		2.25	2.5	2.8 4	MHz MHz
f <sub>SYNC</sub>	Synchronization Frequency	(Note 7)	П	0.4		4	MHz
LIM	Peak Switch Current Limit	V <sub>FB</sub> = 0.5V	$\neg$	1.6	2.1	2.6	Α
R <sub>DS(ON)</sub>	Top Switch On-Resistance	MS Package DD Package (Note 6)			0.15 0.15	0.18	Ω
	Bottom Switch On-Resistance	MS Package DD Package (Note 6)			0.13 0.13	0.16	Ω
I <sub>SW(LKG)</sub>	Switch Leakage Current	$V_{IN} = 5.5V$ , $V_{SHDN/HT} = 5.5V$ , $V_{SW} = 0V$ or $5.5V$			0.01	1	μА
V <sub>UVLO</sub>	Undervoltage Lockout Threshold	V <sub>IN</sub> Ramping Down	П	1.8	2.1	2.4	V
PG00D	Power Good Threshold	V <sub>FB</sub> Ramping Up from 0.68V to 0.8V V <sub>FB</sub> Ramping Down from 0.92V to 0.8V		–5 5	-7 7		% %
	Power Bad Threshold	VFB Ramping Down from 0.8V to 0.68V VFB Ramping Up from 0.8V to 0.9V			-10 10	-12 12	% %
R <sub>PG000</sub>	Power Good Pull-Down On-Resistance		П		15	30	Ω
PGOOD Blanking		V <sub>FB</sub> Step from 0V to 0.8V V <sub>FB</sub> Step from 0.8V to 0V			40 105		μs μs V
Vsync-mode	Pulse Skip Force Continous Burst	VIN = 2.5V to 5.5V VIN = 2.5V to 5.5V VIN = 2.5V to 5.5V	1	-2 <del>1.1</del> V <sub>IN</sub> – <del>0.75</del>	0.6	0.63 V <sub>IN</sub> – 1.05	
tsoft-start		10% to 90% of Regulation		0.5	0.8	1.0	ms

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: The LTC3411A is tested under pulsed load conditions such that  $T_{\rm J} \approx T_{\rm A}.$  The LTC3411AE is guaranteed to meet performance specifications from 0°C to 85°C junction temperature. Specifications over the  $-40^{\circ}\text{C}$  to 125°C operating junction temperature range are assured by design, characterization and correlation with statistical process controls. The LTC3411AI is guaranteed over the full  $-40^{\circ}\text{C}$  to 125°C operating junction temperature range. The maximum ambient temperature consistent with these specifications is determined by specific operating conditions in conjunction with board layout, the rated package thermal resistance and other environmental factors.

Note 3: The LTC3411A is tested in a feedback loop which servos V<sub>FR</sub> to the

midpoint for the error amplifier ( $V_{ITH} = 0.7V$ ).

Note 4: Dynamic supply current is higher due to the internal gate charge being delivered at the switching frequency.

Note 5: T<sub>J</sub> is calculated from the ambient T<sub>A</sub> and power dissipation P<sub>D</sub> according to the following formulas:

LTC3411AEDD:  $T_J = T_A + (P_D \cdot 43^{\circ}C/W)$ LTC3411AEMS:  $T_J = T_A + (P_D \cdot 120^{\circ}C/W)$ 

Note 6: For the DD package, switch on-resistance is sampled at wafer level measurements and assured by design, characterization and correlation with statistical process controls.

Note 7: 4MHz operation is guaranteed by design but not production tested and is subject to duty cycle limitations (see Applications Information).

Note 8: This IC includes overtemperature protection that is intended to protect the device during momentary overload conditions. Junction temperature will exceed 125°C when overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature may impair device reliability.

(T LINEAR

3411aft