CHANGE NOTIFICATION



September 16, 2014

Dear Sir/Madam:

PCN# 091614

Subject: <u>Notification of Change to LTC2486, LTC2487, LTC2488, LTC2489, LTC2492, LTC2493, LTC2494, LTC2495, LTC2496, LTC2497, LTC2498, LTC2499 Datasheet</u>

Please be advised that Linear Technology Corporation has made a change to the datasheet specifications of subject devices in order to improve device manufacturability. The changes are mentioned below.

For all devices:

The Maximum External Oscillator Frequency (f_{EOSC}) in the Timing Characteristics is being reduced from 4000kHz to 1000kHz. In addition, the Input Voltage Range has been clarified as shown in the attached datasheet pages. There are many applications that are using the part at 4MHz and the performance is perfectly adequate. But at 4MHz, performance is significantly reduced from the limits guaranteed in the specification table, as shown in the graphs at the end of the datasheet.

This change is intended to apply to future customer designs. No changes are being made to the circuit or the test methodology, so customers that are using these devices with F0 frequencies between 1000kHz and 4000kHz and are satisfied with the performance will continue to receive the same product.

For LTC2492, LTC2493, LTC2498, LTC2499:

Summary of Output Data Format Table has been clarified as shown in the attached datasheet pages.

For LTC2486, LTC2487, LTC2494, LTC2495:

An error in the Converter Configuration Table (Table 4) was corrected to display the external input gain in autocalibration mode as 256 (incorrectly shown as 264).

No changes are being made to all devices or test program, this is just a change to the datasheet. New customer designs after November 16, 2014 must adhere to the new datasheet limit.

Should you have any further questions, please feel free to contact me at 408-432-1900 ext. 2077, or by email at <u>JASON.HU@LINEAR.COM</u>. If I do not hear from you by November 16, 2014, we will consider this change to be approved by your company.

Sincerely,

Jason Hu Quality Assurance Engineer

> Confidential Statement This change notice is for Linear Technology's Customers only. Distribution or notification to third parties is prohibited.

DIGITAL INPUTS AND DIGITAL OUTPUTS The • denotes the specifications which apply over the

full operating temperature range, otherwise specifications are at $T_A = 25$ °C. (Note 3)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
feosc	External Oscillator Frequency Range	(Note 16)	٠	10	10	00 4000	kHz
t _{HEO}	External Oscillator High Period		٠	0.125		50	μs
t _{LEO}	External Oscillator Low Period		٠	0.125		50	μs
t _{conv_1}	Conversion Time for 1x Speed Mode	50Hz Mode 60Hz Mode Simultaneous 50/60Hz Mode External Oscillator	•	157.2 131 144.1	160.3 133.6 146.9 41036/f _{EOSC} (in kHz)	163.5 136.3 149.9	ms ms ms ms
t _{CONV_2}	Conversion Time for 2x Speed Mode	50Hz Mode 60Hz Mode Simultaneous 50/60Hz Mode External Oscillator	•••	78.7 65.6 72.2	80.3 66.9 73.6 20556/f _{EOSC} (in kHz)	81.9 68.2 75.1	ms ms ms ms
f _{ISCK}	Internal SCK Frequency	Internal Oscillator (Notes 10, 17) External Oscillator (Notes 10, 11, 15)			38.4 f _{EOSC} /8		kHz kHz
DISCK	Internal SCK Duty Cycle	(Notes 10, 17)	٠	45		55	%
f _{ESCK}	External SCK Frequency Range	(Notes 10, 11, 15)	٠			4000	kHz
t lesck	External SCK Low Period	(Notes 10, 11, 15)	٠	125			ns
t HESCK	External SCK High Period	(Notes 10, 11, 15)	٠	125			ns
t _{dout_isck}	Internal SCK 24-Bit Data Output Time	Internal Oscillator (Notes 10, 17) External Oscillator (Notes 10, 11, 15)	•	0.61	0.625 192/f _{EOSC} (in kHz)	0.64	ms ms
tdout_esck	External SCK 24-Bit Data Output Time	(Notes 10, 11, 15)			24/f _{ESCK} (in kHz)		ms
t ₁	CS↓ to SDO Low		٠	0		200	ns
t ₂	CS↑ to SDO High Z		٠	0		200	ns
t3	CS↓ to SCK↓	Internal SCK Mode	٠	0		200	ns
t4	CS↓ to SCK↑	External SCK Mode	٠	50			ns
t _{komax}	SCK1 to SDO Valid		٠			200	ns
tkomin	SDO Hold After SCK	(Note 5)	٠	15			ns
t ₅	SCK Set-Up Before CS↓		٠	50			ns
t7	SDI Setup Before SCK↑	(Note 5)	٠	100			ns
t ₈	SDI Hold After SCK↑	(Note 5)	٠	100			ns

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: All voltage values are with respect to GND.

Note 3: Unless otherwise specified:

V_{CC} = 2.7V to 5.5V

VREFCM = VREF/2, FS = 0.5VREF/Gain

 $V_{IN} = IN^+ - IN^-, V_{IN(CM)} = (IN^+ - IN^-)/2,$

where IN+ and IN- are the selected input channels.

Note 4: Use internal conversion clock or external conversion clock source with f_{EOSC} = 307.2kHz unless other wise specified.

Note 5: Guaranteed by design, not subject to test.

Note 6: Integral nonlinearity is defined as the deviation of a code from a straight line passing through the actual endpoints of the transfer curve. The deviation is measured from the center of the quantization band.

Note 7: 50Hz mode (internal oscillator) or f_{EOSC} = 256kHz ±2% (external oscillator).

Note 8: 60Hz mode (internal oscillator) or f_{EOSC} = 307.2kHz ±2% (external oscillator).



Note 9: Simultaneous 50Hz/60Hz mode (internal oscillator) or $f_{EOSC} = 280$ kHz ±2% (external oscillator).

Note 10: The SCK can be configured in external SCK mode or internal SCK mode. In external SCK mode, the SCK pin is used as a digital input and the driving clock is f_{ESCK} . In the internal SCK mode, the SCK pin is used as a digital output and the output clock signal during the data output is f_{ISCK} . **Note 11:** The external oscillator is connected to the f_0 pin. The external oscillator frequency, f_{EOSC} , is expressed in kHz.

Note 12: The converter uses its internal oscillator.

Note 13: The output noise includes the contribution of the internal calibration operations.

Note 14: Guaranteed by design and test correlation.

Note 15: The converter is in external SCK mode of operation such that the SCK pin is used as a digital input. The frequency of the clock signal driving SCK during the data output is f_{ESCK} and is expressed in Hz.

Note 16: Refer to Applications Information section for performance vs data rate graphs.

Note 17: The converter in internal SCK mode of operation such that the SCK pin is used as a digital output.

Note 18: For V_{CC} < 3V, V_{IH} is 2.5V for pin f_0 .

The LTC2486 input measurement range -0.5*VREF to +0.5*VREF in both differential and single-ended configurations as shown in Figure 38. Highest linearity is achieved with Fully Differential drive and a constant common-mode voltage (Figure 38b). Other drive schemes may incur an INL error of approximately 50ppm. This error can be calibrated out using a three point calibration and a second-order curve fit.

LTC2486

APPLICATIONS INFORMATION

Easy Drive Input Current Cancellation

The LTC2486 combines a high precision, delta-sigma ADC with an automatic, differential, input current cancellation front end. A proprietary front end passive sampling network transparently removes the differential input current. This enables external RC networks and high impedance sensors to directly interface to the LTC2486 without external amplifiers. The remaining common mode input current is eliminated by either balancing the differential input impedances or setting the common mode input equal to the common mode reference (see Automatic Differential Input Current Cancellation section). This unique architect ture does not require on-chip buffers, thereby enabling signals to swing beyond ground and V_{CC}. Moreover, the cancellation does not interfere with the transparent offset and full-scale auto-calibration and the absolute accuracy (full scale + offset + linearity + drift) is maintained even with external RC networks.

Power-Up Sequence

The LTC2486 automatically enters an internal reset state when the power supply voltage, V_{CC} , drops below approximately 2V. This feature guarantees the integrity of the conversion result, input channel selection, and serial clock mode.

When V_{CC} rises above this threshold, the converter creates an internal power-on-reset (POR) signal with a duration of approximately 4ms. The POR signal clears all internal registers. The conversion immediately following a POR cycle is performed on the input channel IN⁺ = CH0 and IN⁻ = CH1 with simultaneous 50Hz/60Hz rejection, 1x output rate, and gain = 1. The first conversion following a POR cycle is accurate within the specification of the device if the power supply voltage is restored to (2.7V to 5.5V) before the end of the POR interval. A new input channel, rejection mode, speed mode, temperature selection or gain can be programmed into the device during this first data input/output cycle.

Reference Voltage Range

This converter accepts a truly differential external reference voltage. The absolute/common mode voltage range for the REF⁺ and REF⁻ pins covers the entire operating range of the device (GND to V_{CC}). For correct converter operation, V_{RFF} must be positive (REF⁺ > REF⁻).

The LTC2486 differential reference input range is 0.1V to V_{CC}. For the simplest operation, REF⁺ can be shorted to V_{CC} and REF⁻ can be shorted to GND. The converter output noise is determined by the thermal noise of the front end circuits, and as such, its value in nanovolts is nearly constant with reference voltage. A decrease in reference voltage will not significantly improve the converter's effective resolution. On the other hand, a decreased reference will improve the converter's overall INL performance.

Input Voltage Range

The analog inputs are truly differential with an absolute, common mode range for the CH0 to CH3 and COM input pins extending from GND – 0.3V to V_{CC} + 0.3V. Outside these limits, the ESD protection devices begin to turn on and the errors due to input leakage current increase rapidly. Within these limits, the LTC2486 converts the bipolar differential input signal $V_{IN} = IN^+ - IN^-$ (where IN⁺ and IN⁻ are the selected input channels), from -FS = -0.5 • V_{REF}/Gain to +FS = 0.5 • V_{REF}/Gain where V_{REF} = REF⁺ - REF⁻. Outside this range, the converter indicates the overrange or the underrange condition using distinct output codes (see Table 1).

Signals applied to the input (CH0 to CH3, COM) may extend 300mV below ground and above V_{CC} . In order to limit any fault current, resistors of up to 5k may be added in series with the input. The effect of series resistance on the converter accuracy can be evaluated from the curves presented in the Input Current/Reference Current sections. In addition, series resistors will introduce a temperature dependent error due to input leakage current. A 1nA input leakage current will develop a 1ppm offset error on a 5k resistor if $V_{REF} = 5V$. This error has a very strong temperature dependency.



2486fd




Table 4. Converter Configuration

19121	• • •		UIIUI	-																
1	0	EN	SGL	ODD	A2	A1	AO	EN2	IM	FA	FB	SPD	GS2	GS1	GSO	CONVERTER CONFIGURATION				
1	0	0						Х	Х	Х	Х	Х	Х	Х	Х	Keep Previous				
1	0	1	[0	Х	Х	Х	Х	Х	Х	Х	Keep Previous				
1	0	1						1	0			0	0 0 0 0		0	External Input, Gain = 1, Autocalibration				
1	0	1						1	0	1		0	0	0	1	External Input, Gain = 4, Autocalibration				
1	0	1						1	0	1		0	0	1	0	External Input, Gain = 8, Autocalibration				
1	0	1						1	0	0		0	0	1	1	External Input, Gain = 16, Autocalibration				
1	0	1						1 0 1 0			0	1	0	0	External Input, Gain = 32, Autocalibration					
1	0	1	ľ							0	1	0	1	External Input, Gain = 64, Autocalibration						
1	0	1	ľ					1	1 0 Any Rejection		0	1	1	0	External Input, Gain = 128, Autocalibration					
1	0	1	ĺ					1	0 Mode			0	1	1	1	External Input, Gain = 264 , Autocalibration				
1	0	1	ĺ					1	0				0	0	0	External Input, Gain = 1, 2x Speed				
1	0	1	Any			1	0	0		1	0	0	1	External Input, Gain = 2, 2x Speed						
1	0	1	Inpút			1	0			1	0	1	0	External Input, Gain = 4, 2x Speed						
1	0	1	Channel			1	0			1	0	1	1	External Input, Gain = 8, 2x Speed						
1	0	1	ľ					1	0		1	1	0	0	External Input, Gain = 16, 2x Speed					
1	0	1	ĺ					1	0	0		1	1	0	1	External Input, Gain = 32, 2x Speed				
1	0	1	ĺ					1	0			1	1	1	0	External Input, Gain = 64, 2x Speed				
1	0	1	ĺ					1	0	1		1	1	1	1	External Input, Gain = 128, 2x Speed				
1	0	1						1	0	0	0					External Input, Simultaneous 50Hz/60Hz Rejection				
1	0	1						1	0	0	1	Any		Any		External Input, 50Hz Rejection				
1	0	1						1	0	1	0	Speed		Gain		External Input, 60Hz Rejection				
1	0	1						1	0	1	1	Ī				Reserved, Do Not Use				
1	0	1	ľ					1	1	0	0	Х	Х	Х	Х	Temperature Input, Simultaneous 50Hz/60Hz Rejection				
1	0	1			1	1	0	1	Х	Х	Х	Х	Temperature Input, 50Hz Rejection							
1	0	1			1	1	1	0	Х	Х	Х	Х	Temperature Input, 60Hz Rejection							
1	0	1	ĺ					1	1	1	1	Х	Х	Х	Х	Reserved, Do Not Use				

Rejection Mode (FA, FB)

The LTC2486 includes a high accuracy on-chip oscillator with no required external components. Coupled with an integrated 4th order digital low pass filter, the LTC2486 rejects line frequency noise. In the default mode, the LTC2486 simultaneously rejects 50Hz and 60Hz by at least 87dB. If more rejection is required, the LTC2486 can be configured to reject 50Hz or 60Hz to better than 110dB.

Speed Mode (SPD)

Every conversion cycle, two conversions are combined to remove the offset (default mode). This result is free from offset and drift. In applications where the offset is not critical, the auto-calibration feature can be disabled with the benefit of twice the output rate. While operating in the $2x \mod (SPD = 1)$, the linearity and full-scale errors are unchanged from the 1x mode performance. In both the 1x

18

and 2x mode there is no latency. This enables input steps or multiplexer changes to settle in a single conversion cycle, easing system overhead and increasing the effective conversion rate. During temperature measurements, the 1x mode is always used independent of the value of SPD.

GAIN (GS2, GS1, GS0)

The input referred gain of the LTC2486 is adjustable from 1 to 256 (see Tables 5a and 5b). With a gain of 1, the differential input range is $\pm V_{REF}/2$ and the common mode input range is rail-to-rail. As the gain is increased, the differential input range is reduced to $\pm 0.5 \cdot V_{REF}/Gain$ but the common mode input range remains rail-to-rail. As the differential gain is increased, low level voltages are digitized with greater resolution. At a gain of 256, the LTC2486 digitizes an input signal range of ± 9.76 mV (V_{REF} = 5V) with over 16,000 counts.



2486fd

POWER REQUIREMENTS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. (Note 3)

SYMBOL	PARAMETER	CONDITIONS	CONDITIONS					
VCC	Supply Voltage		٠	2.7		5.5	V	
Icc	Supply Current	Conversion Current (Note 11) Temperature Measurement (Note 11) Sleep Mode (Note 11)	•••		160 200 1	275 300 2	μΑ μΑ μΑ	

DIGITAL INPUTS AND DIGITAL OUTPUTS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. (Note 3)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
fEOSC	External Oscillator Frequency Range	(Note 16)	•	10	1	000 4000	kHz
t _{HEO}	External Oscillator High Period		•	0.125		50	μs
t _{LEO}	External Oscillator Low Period		•	0.125		50	μs
t _{conv_1}	Conversion Time for 1x Speed Mode	50Hz Mode 60Hz Mode Simultaneous 50Hz/60Hz Mode External Oscillator (Note 10)	•	157.2 131 144.1	160.3 133.6 146.9 41036/f _{EOSC} (in kHz	163.5 136.3 149.9)	ms ms ms ms
tconv_2	Conversion Time for 2x Speed Mode	50Hz Mode 60Hz Mode Simultaneous 50Hz/60Hz Mode External Oscillator (Note 10)	:	78.7 65.6 72.2	80.3 66.9 73.6 20556/f _{EOSC} (in kHz	81.9 68.2 75.1	ms ms ms ms

I²C TIMING CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. (Note 3, 15)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
f _{SCL}	SCL Clock Frequency		•	0		400	kHz
t _{HD(STA)}	Hold Time (Repeated) Start Condition		•	0.6			μs
tLOW	Low Period of the SCL Pin		•	1.3			μs
t _{HIGH}	High Period of the SCL Pin		•	0.6			μs
t _{SU(STA)}	Set-Up Time for a Repeated Start Condition		•	0.6			μs
t _{HD(DAT)}	Data Hold Time		•	0		0.9	μs
tsu(dat)	Data Set-Up Time		•	100			ns
tr	Rise Time for SDA Signals	(Note 14)	•	20 + 0.1CB		300	ns
t _f	Fall Time for SDA Signals	(Note 14)	•	20 + 0.1C _B		300	ns
t _{SU(STO)}	Set-Up Time for Stop Condition		•	0.6			μs

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: All voltage values are with respect to GND.

Note 3: Unless otherwise specified: V_{CC} = 2.7V to 5.5V

 $V_{REFCM} = V_{REF}/2$, $F_S = 0.5V_{REF}/Gain$


 $V_{IN} = IN^+ - IN^-, V_{IN(CM)} = (IN^+ - IN^-)/2,$

where IN⁺ and IN⁻ are the selected input channels.

Note 4: Use internal conversion clock or external conversion clock source with f_{EOSC} = 307.2kHz unless otherwise specified.

Note 5: Guaranteed by design, not subject to test.

Note 6: Integral nonlinearity is defined as the deviation of a code from a straight line passing through the actual endpoints of the transfer curve. The deviation is measured from the center of the quantization band.



Note 10: The external oscillator is connected to the f_0 pin. The external oscillator frequency, $f_{EOSC},$ is expressed in kHz.

Note 11: The converter uses its internal oscillator.

Note 12: The output noise includes the contribution of the internal calibration operations.

Note 13: Guaranteed by design and test correlation.

Note 14: C_B = capacitance of one bus line in pF (10pF $\leq C_B \leq$ 400pF).

Note 15: All values refer to V_{IH(MIN)} and V_{IL(MAX)} levels.

Note 16: Refer to Applications Information section for Performance vs Data Rate graphs.



amplifiers. The remaining common mode input current is eliminated by either balancing the differential input impedances or setting the common mode input equal to the common mode reference (see the Automatic Differential Input Current Cancellation section). This unique architecture does not require on-chip buffers, thereby enabling signals to swing beyond ground and V_{CC} . Moreover, the cancellation does not interfere with the transparent offset and full-scale auto-calibration and the absolute accuracy (full scale + offset + linearity + drift) is maintained even with external RC networks.

Power-Up Sequence

The LTC2487 automatically enters an internal reset state when the power supply voltage, V_{CC} , drops below a threshold of approximately 2.0V. This feature guarantees the integrity of the conversion result and input channel selection.

When V_{CC} rises above this threshold, the converter creates an internal power-on-reset (POR) signal with a duration of approximately 4ms. The POR signal clears all internal registers. The conversion immediately following a POR cycle is performed on the input channels $IN^+ = CH0$ and $IN^- = CH1$ with simultaneous 50Hz/60Hz rejection, 1x output rate, and gain = 1. The first conversion following a POR cycle is accurate within the specification of the device if the power supply voltage is restored to (2.7V to 5.5V) before the end of the POR interval. A new input channel, rejection mode, speed mode, temperature selection or gain can be programmed into the device during this first data input/output cycle.

Reference Voltage Range

This converter accepts a truly differential external reference voltage. The absolute/common mode voltage range for the

REF⁺ and REF⁻ pins covers the entire operating range of the device (GND to V_{CC}). For correct converter operation, V_{REF} must be positive (REF⁺ > REF⁻).

The LTC2487 differential reference input range is 0.1V to V_{CC}. For the simplest operation, REF⁺ can be shorted to V_{CC} and REF⁻ can be shorted to GND. The converter output noise is determined by the thermal noise of the front end circuits and, as such, its value in nanovolts is nearly constant with reference voltage. A decrease in reference voltage will not significantly improve the converter's effective resolution. On the other hand, a decreased reference will improve the converter's overall INL performance.


Input Voltage Range

The analog inputs are truly differential with an absolute, common mode range for the CH0-CH3 and COM input pins extending from GND – 0.3V to V_{CC} + 0.3V. Outside these limits, the ESD protection devices begin to turn on and the errors due to input leakage current increase rapidly. Within these limits, the LTC2487 converts the bipolar differential input signal $V_{IN} = IN^+ - IN^-$ (where IN^+ and IN^- are the selected input channels), from -FS = -0.5 • V_{REF} /Gain to +FS = 0.5 • V_{REF} /Gain where $V_{REF} = REF^+ - REF^-$. Outside this range, the converter indicates the overrange or the underrange condition using distinct output codes (see Table 1).

In order to limit any fault current, resistors of up to 5k may be added in series with the input. The effect of series resistance on the converter accuracy can be evaluated from the curves presented in the Input Current/Reference Current sections. In addition, series resistors will introduce a temperature dependent error due to input leakage current. A 1nA input leakage current will develop a 1ppm offset error on a 5k resistor if $V_{REF} = 5V$. This error has a very strong temperature dependency.

The LTC2487 input measurement range is -0.5*VREF to +0.5*VREF in both differential and single-ended configurations as shown in Figure 37. Highest linearity achieved with Fully Differential drive and a constant common-mode voltage (Figure 37b). Other drive schemes may incur an INL error of approximately 50ppm. This error can be calibrated out using a three point calibration and a second-order curve fit.





The first input bit (SGL) following the 101 sequence determines if the input selection is differential (SGL = 0) or single-ended (SGL = 1). For SGL = 0, two adjacent channels can be selected to form a differential input. For SGL = 1, one of 4 channels is selected as the positive input. The negative input is COM for all single-ended operations. The remaining four bits (ODD, A2, A1, A0) determine which channel(s) is/are selected and the polarity (for a differential input).

Once the first word is written into the device, a second word may be input in order to select a configuration mode. The first bit of the second word is the enable bit for the conversion configuration (EN2). If this bit is set to 0, then the next conversion is performed using the previously selected converter configuration. The second set of configuration data can be loaded into the device (see Table 4). The first bit (IM) is used to select the internal temperature sensor. If IM = 1, the following conversion will be performed on the internal temperature sensor rather than the selected input channel. The next two bits (FA and FB) are used to set the rejection frequency. The next bit (SPD) is used to select either the 1x output rate if SPD = 0 (auto-calibration is enabled and the offset is continuously calibrated and removed from the final conversion result) or the 2x output rate if SPD = 1 (offset calibration disabled, multiplexing output rates up to 15Hz with no latency). The final three bits (GS2, GS1, GS0) are used to set the gain. When IM = 1 (temperature measurement) SPD, GS2, GS1 and GS0 will be ignored and the device will operate in 1x mode.

Table 4. Converter Configuration

1	0	EN	SGL	ODD	A2	A1	A0	EN2	IM	FA	FB	SPD	GS2	GS1	GS0	CONVERTER CONFIGURATION			
1	0	0						Х	Х	Х	Х	Х	Х	Х	Х	Keep Previous			
1	0	1]					0	Х	Х	Х	Х	Х	Х	Х	Keep Previous			
1	0	1						1	0			0	0	0	0	External Input, Gain = 1, Autocalibration			
1	0	1]					1	0]		0	0	0	1	External Input, Gain = 4, Autocalibration			
1	0	1]					1	0]		0	0	1	0	External Input, Gain = 8, Autocalibration			
1	0	1						1	1 0		0	0	1	1	External Input, Gain = 16, Autocalibration				
1	0	1]					1	0]		0	1	0	0	External Input, Gain = 32, Autocalibration	256		
1	0	1						1	0	A	ny	0	1	0	1	External Input, Gain = 64, Autocalibration			
1	0	1]					Linda			Rejection				1	1	0	External Input, Gain = 128, Autocalibration	
1	0	1						1 0		MO	de	0	1	1	1	External Input, Gain = 264 , Autocalibration			
1	0	1		Any			1	0]		1	0	0	0	External Input, Gain = 1, 2x Speed				
1	0	1	Inpút			1	0			1	0	0	1	External Input, Gain = 2, 2x Speed					
1	0	1	Channel			1	0			1	0	1	0	External Input, Gain = 4, 2x Speed					
1	0	1				1	0			1	0	1	1	External Input, Gain = 8, 2x Speed					
1	0	1				1	0		1	1	0	0	External Input, Gain = 16, 2x Speed						
1	0	1				1	0	0		1	1	0	1	External Input, Gain = 32, 2x Speed					
1	0	1						1	0			1	1	1	0	External Input, Gain = 64, 2x Speed			
1	0	1						1	0			1	1	1	1	External Input, Gain = 128, 2x Speed			
1	0	1						1	0	0	0					External Input, Simultaneous 50Hz/60Hz Rejection			
1	0	1						1	0	0	1	Any Speed				External Input, 50Hz Rejection			
1	0	1						1	0	1	0	opeca	Gain -			External Input, 60Hz Rejection			
1	0	1						1	0	1	1					Reserved, Do Not Use			
1	0	1						1	1	0	0	Х	X X X		Х	Temperature Input, Simultaneous 50Hz/60Hz Rejection			
1	0	1						1	1	0	1	Х	Х	Х	X Temperature Input, 50Hz Rejection				
1	0	1						1	1	1	0	Х	Х	Х	Х	Temperature Input, 60Hz Rejection			
1	0	1						1	1	1	1	Х	Х	Х	Х	Reserved, Do Not Use			



DIGITAL INPUTS AND DIGITAL OUTPUTS The • denotes the specifications which apply over the

full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. (Note 3)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
feosc	External Oscillator Frequency Range	(Note 16)	٠	10	10	00 4000	kHz
t _{HEO}	External Oscillator High Period		٠	0.125		100	μs
t _{LEO}	External Oscillator Low Period		٠	0.125		100	μs
t _{CONV}	Conversion Time	Simultaneous 50Hz/60Hz External Oscillator	•	144.1	146.9 41036/f _{EOSC} (in kHz)	149.9	ms ms
f _{ISCK}	Internal SCK Frequency	Internal Oscillator (Notes 10, 17) External Oscillator (Notes 10, 11, 15)			38.4 f _{EOSC} /8		kHz kHz
DISCK	Internal SCK Duty Cycle	(Notes 10, 17)	٠	45		55	%
f ESCK	External SCK Frequency Range	(Notes 10, 11, 15)	٠			4000	kHz
t LESCK	External SCK Low Period	(Notes 10, 11, 15)	٠	125			ns
t HESCK	External SCK High Period	(Notes 10, 11, 15)	٠	125			ns
t _{dout_isck}	Internal SCK 24-Bit Data Output Time	Internal Oscillator (Notes 10, 17) External Oscillator (Notes 10, 11, 15)	•	0.61	0.625 192/f _{EOSC} (in kHz)	0.64	ms ms
t _{dout_esck}	External SCK 24-Bit Data Output Time				24/f _{ESCK} (in kHz)		ms
t ₁	CS↓ to SD0 Low		٠	0		200	ns
t ₂	CS↑ to SDO High Z		٠	0		200	ns
t3	CS↓ to SCK↓	Internal SCK Mode	٠	0		200	ns
t4	CS↓ to SCK↑	External SCK Mode	٠	50			ns
t _{komax}	SCK↓ to SDO Valid		٠			200	ns
t _{komin}	SD0 Hold After SCK↓	(Note 5)	٠	15			ns
t ₅	SCK Set-Up Before CS↓		٠	50			ns
t7	SDI Setup Before SCK↑	(Note 5)	٠	100			ns
tg	SDI Hold After SCK [†]	(Note 5)	٠	100			ns

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime. Note 2: All voltage values are with respect to GND.

Note 3: Unless otherwise specified:

V_{CC} = 2.7V to 5.5V

 $V_{\text{REFCM}} = V_{\text{REF}}/2$, $F_{\text{S}} = 0.5V_{\text{REF}}$

 $V_{IN} = IN^+ - IN^-, V_{IN(CM)} = (IN^+ - IN^-)/2,$

where IN⁺ and IN⁻ are the selected input channels.

Note 4: Use internal conversion clock or external conversion clock source with $f_{EOSC} = 307.2$ kHz unless other wise specified.

Note 5: Guaranteed by design, not subject to test.

Note 6: Integral nonlinearity is defined as the deviation of a code from a straight line passing through the actual endpoints of the transfer curve. The deviation is measured from the center of the quantization band.

Note 7: f_{EOSC} = 256kHz ±2% (external oscillator).

Note 8: f_{EOSC} = 307.2kHz ±2% (external oscillator).

Note 9: Simultaneous 50Hz/60Hz (internal oscillator) or f_{EOSC} = 280kHz ±2% (external oscillator).

Note 10: The SCK can be configured in external SCK mode or internal SCK mode. In external SCK mode, the SCK pin is used as a digital input and the driving clock is f_{ESCK} . In the internal SCK mode, the SCK pin is used as a digital output and the output clock signal during the data output is f_{ISCK} . **Note 11:** The external oscillator is connected to the F₀ pin. The external oscillator frequency, f_{EOSC} , is expressed in kHz.

Note 12: The converter uses its internal oscillator.

Note 13: The output noise includes the contribution of the internal calibration operations. $V_{REF} \leq V_{CC}.$

Note 14: Guaranteed by design and test correlation.

Note 15: The converter is in external SCK mode of operation such that the SCK pin is used as a digital input. The frequency of the clock signal driving SCK during the data output is f_{ESCK} and is expressed in Hz.

Note 16: Refer to Applications Information section for performance vs data rate graphs.

Note 17: The converter in internal SCK mode of operation such that the SCK pin is used as a digital output.

Note 18: For V_{CC} < 3V, V_{IH} is 2.5V for pin f₀.





The LTC2488 input measurement range is -0.5*VREF to +0.5*VREF in both differential and single-ended configurations as shown in Figure 28. Highest linearity is achieved with Fully Differential drive and a constant common-mode voltage (Figure 28b). Other drive schemes may incur an INL error of approximately 50ppm. This error can be calibrated out using a three point calibration and a second-order curve fit.

LTC2488

APPLICATIONS INFORMATION

enables external RC networks and high impedance sensors to directly interface to the LTC2488 without external amplifiers. The remaining common mode input current is eliminated by either balancing the differential input impedances or setting the common mode input equal to the common mode reference (see Automatic Differential Input Current Cancellation Section). This unique architecture does not require on-chip buffers, thereby enabling signals to swing beyond ground and V_{CC}. Moreover, the cancellation does not interfere with the transparent offset and full-scale auto-calibration and the absolute accuracy (full scale + offset + linearity + drift) is maintained even with external RC networks.

Power-Up Sequence

The LTC2488 automatically enters an internal reset state when the power supply voltage V_{CC} drops below approximately 2V. This feature guarantees the integrity of the conversion result, input channel selection, and serial clock mode.

When V_{CC} rises above this threshold, the converter creates an internal power-on-reset (POR) signal with a duration of approximately 4ms. The POR signal clears all internal registers. The conversion immediately following a POR cycle is performed on the input channel IN⁺ = CH0, IN⁻ = CH1. The first conversion following a POR cycle is accurate within the specification of the device if the power supply voltage is restored to (2.7V to 5.5V) before the end of the POR interval. A new input channel can be programmed into the device during this first data input/output cycle.

Reference Voltage Range

This converter accepts a truly differential external reference voltage. The absolute/common mode voltage range for REF⁺ and REF⁻ pins covers the entire operating range of the device (GND to V_{CC}). For correct converter operation, V_{RFF} must be positive (REF⁺ > REF⁻).

The LTC2488 differential reference input range is 0.1V to V_{CC}. For the simplest operation, REF⁺ can be shorted to V_{CC} and REF⁻ can be shorted to GND. The converter output noise is determined by the thermal noise of the front end circuits. Since the transition noise is well below 1LSB (0.02LSB), a

12

decrease in reference voltage will proportionally improve the converter resolution and improve INL.

Input Voltage Range

The analog inputs are truly differential with an absolute, common mode range for the CH0 to CH3 and COM input pins extending from GND – 0.3V to V_{CC} + 0.3V. Outside these limits, the ESD protection devices begin to turn on and the errors due to input leakage current increase rapidly. Within these limits, the LTC2488 converts the bipolar differential input signal V_{IN} = IN⁺ – IN⁻ (where IN⁺ and IN⁻ are the selected input channels), from –FS = –0.5 • V_{REF} to +FS = 0.5 • V_{REF} where V_{REF} = REF⁺ – REF⁻. Outside this range, the converter indicates the overrange or the underrange condition using distinct output codes (see Table 1).

Signals applied to the input (CH0 to CH3, COM) may extend 300mV below ground and above V_{CC}. In order to limit any fault current, resistors of up to 5k may be added in series with the input. The effect of series resistance on the converter accuracy can be evaluated from the curves presented in the Input Current/Reference Current sections. In addition, series resistors will introduce a temperature dependent error due to input leakage current. A 1nA input leakage current will develop a 1ppm offset error on a 5k resistor if $V_{REF} = 5V$. This error has a very strong temperature dependency.

SERIAL INTERFACE PINS


The LTC2488 transmits the conversion result, reads the input channel selection, and receives a start of conversion command through a synchronous 3- or 4-wire interface. During the conversion and sleep states, this interface can be used to access the converter status. During the data output state, it is used to read the conversion result and program the input channel.

Serial Clock Input/Output (SCK)

The serial clock pin (SCK) is used to synchronize the data input/output transfer. Each bit is shifted out of the SDO pin on the falling edge of SCK and data is shifted into the SDI pin on the rising edge of SCK.



2488fa



DIGITAL INPUTS AND DIGITAL OUTPUTS The • denotes the specifications which apply over the

full operating temperature range, otherwise specifications are at $T_A = 25$ °C. (Note 3)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
fEOSC	External Oscillator Frequency Range	(Note 16)	٠	10	1000	4000	kHz
t _{HEO}	External Oscillator High Period		•	0.125		50	μs
t _{LEO}	External Oscillator Low Period		•	0.125		50	μs
t _{conv}	Conversion Time	Internal Oscillator External Oscillator (Note 10)	•	144.1	146.9 41036/f _{EOSC} (in kHz)	149.9	ms ms

I²C TIMING CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. (Note 3, 15)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
fSCL	SCL Clock Frequency		٠	0		400	kHz
t _{hd(sta)}	Hold Time (Repeated) Start Condition		٠	0.6			μs
tLOW	Low Period of the SCL Pin		٠	1.3			μs
t _{HIGH}	High Period of the SCL Pin		٠	0.6			μs
tsu(sta)	Set-Up Time for a Repeated Start Condition		٠	0.6			μs
thd(dat)	Data Hold Time		٠	0		0.9	μs
tsu(dat)	Data Set-Up Time		٠	100			ns
tr	Rise Time for SDA Signals	(Note 14)	٠	20 + 0.1C _B		300	ns
t _f	Fall Time for SDA Signals	(Note 14)	٠	20 + 0.1C _B		300	ns
tsu(sto)	Set-Up Time for Stop Condition		٠	0.6			μs

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: All voltage values are with respect to GND.

Note 3: V_{CC} = 2.7V to 5.5V unless otherwise specified.

 $V_{\text{REFCM}} = V_{\text{REF}}/2, F_{\text{S}} = 0.5V_{\text{REF}}$

 $V_{IN} = IN^+ - IN^-$, $V_{IN(CM)} = (IN^+ - IN^-)/2$,

where IN+ and IN⁻ are the selected input channels.

Note 4: Use internal conversion clock or external conversion clock source with f_{EOSC} = 307.2kHz unless otherwise specified.

Note 5: Guaranteed by design, not subject to test.

Note 6: Integral nonlinearity is defined as the deviation of a code from a straight line passing through the actual endpoints of the transfer curve. The deviation is measured from the center of the quantization band.

Note 7: fEOSC = 256kHz ±2% (external oscillator).

Note 8: f_{EOSC} = 307.2kHz ±2% (external oscillator).

Note 9: Simultaneous 50Hz/60Hz (internal oscillator) or f_{EOSC} = 280kHz ±2% (external oscillator).

Note 10: The external oscillator is connected to the ${\rm f}_{\rm O}$ pin. The external oscillator frequency, ${\rm f}_{\rm EOSC},$ is expressed in kHz.

Note 11: The converter uses its internal oscillator.

Note 12: The output noise includes the contribution of the internal calibration operations.

Note 13: Guaranteed by design and test correlation.

Note 14: C_B = capacitance of one bus line in pF (10pF $\leq C_B \leq$ 400pF).

Note 15: All values refer to $V_{IH(MIN)}$ and $V_{IL(MAX)}$ levels.

Note 16: Refer to Applications Information section for performance versus data rate graphs.





cancellation does not interfere with the transparent offset and full-scale auto-calibration and the absolute accuracy (full scale + offset + linearity + drift) is maintained even with external RC networks.

Power-Up Sequence

The LTC2489 automatically enters an internal reset state when the power supply voltage, V_{CC} , drops below approximately 2.0V. This feature guarantees the integrity of the conversion result and input channel selection.

When V_{CC} rises above this threshold, the converter creates an internal power-on-reset (POR) signal with a duration of approximately 4ms. The POR signal clears all internal registers. The conversion immediately following a POR cycle is performed on the input channels $IN^+ = CH0$ and $IN^- = CH1$. The first conversion following a POR cycle is accurate within the specification of the device if the power supply voltage is restored to (2.7V to 5.5V) before the end of the POR interval. A new input channel can be programmed into the device during this first data input/ output cycle.

Reference Voltage Range

This converter accepts a truly differential, external reference voltage. The absolute/common mode voltage range for the REF⁺ and REF⁻ pins covers the entire operating range of the device (GND to V_{CC}). For correct converter operation, V_{REF} must be positive (REF⁺ > REF⁻).

The LTC2489 differential reference input range is 0.1V to V_{CC} . For the simplest operation, REF⁺ can be shorted to V_{CC} and REF⁻ can be shorted to GND. The converter output noise is determined by the thermal noise of the front end circuits. Since the transition noise is well below 1LSB (0.02LSB), a decrease in reference voltage will proportionally improve the converter resolution and improve INL.

Input Voltage Range

The analog inputs are truly differential with an absolute, common mode range for the CH0-CH3 and COM input pins extending from GND – 0.3V to V_{CC} + 0.3V. Within these limits, the LTC2489 converts the bipolar differential input signal $V_{IN} = IN^+ - IN^-$ (where IN⁺ and IN⁻ are the selected input channels), from -FS = -0.5 • V_{REF}

to +FS = $0.5 \cdot V_{REF}$ where $V_{REF} = REF^+ - REF^-$. Outside this range, the converter indicates the overrange or the underrange condition using distinct output codes (see Table 1).

In order to limit any fault current due to input ESD leakage current, resistors of up to 5k may be added in series with the input. The effect of series resistance on the converter accuracy can be evaluated from the curves presented in the Input Current/Reference Current sections. In addition, series resistors will introduce a temperature dependent error due to input leakage current. A 1nA input leakage current will develop a 1ppm offset error on a 5k resistor if V_{REF} = 5V. This error has a very strong temperature dependency.

I²C INTERFACE

The LTC2489 communicates through an I^2C interface. The I^2C interface is a 2-wire open-drain interface supporting multiple devices and multiple masters on a single bus. The connected devices can only pull the data line (SDA) low and can never drive it high. SDA is required to be externally connected to the supply through a pull-up resistor. When the data line is not being driven, it is high. Data on the I^2C bus can be transferred at rates up to 100kbits/s in the standard mode and up to 400kbits/s in the fast mode. The V_{CC} power should not be removed from the device when the I^2C bus is active to avoid loading the I^2C bus lines through the internal ESD protection diodes.


Each device on the I²C bus is recognized by a unique address stored in that device and can operate either as a transmitter or receiver, depending on the function of the device. In addition to transmitters and receivers, devices can also be considered as masters or slaves when performing data transfers. A master is the device which initiates a data transfer on the bus and generates the clock signals to permit that transfer. Devices addressed by the master are considered a slave.

The LTC2489 can only be addressed as a slave. Once addressed, it can receive channel selection bits or transmit the last conversion result. The serial clock line, SCL, is always an input to the LTC2489 and the serial data line SDA is bidirectional. The device supports the standard mode and the fast mode for data transfer speeds up to 400kbits/s. Figure 2 shows the definition of the I^2C timing.

2489fa

The LTC2489 input measurement range is -0.5*VREF to +0.5*VREF in both differential and single-ended configurations as shown in Figure 27. Highest linearity is achieved with Fully Differential drive and a constant common-mode voltage (Figure 27b). Other drive schemes may incur an INL error approximately 50ppm. This error can be calibrated out using a three point calibration and a second-order curve fit.





DIGITAL INPUTS AND DIGITAL OUTPUTS The • denotes the specifications which apply over the

full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. (Note 3)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
fEOSC	External Oscillator Frequency Range	(Note 16)	٠	10	10	00 4000	kHz
t _{HEO}	External Oscillator High Period		٠	0.125		100	μs
t _{LEO}	External Oscillator Low Period		٠	0.125		100	μs
t _{conv_1}	Conversion Time for 1x Speed Mode	50Hz Mode 60Hz Mode Simultaneous 50/60Hz Mode External Oscillator	•	157.2 131 144.1	160.3 133.6 146.9 41036/f _{EOSC} (in kHz)	163.5 136.3 149.9	ms ms ms ms
tconv_2	Conversion Time for 2x Speed Mode	50Hz Mode 60Hz Mode Simultaneous 50/60Hz Mode External Oscillator	•	78.7 65.6 72.2	80.3 66.9 73.6 20556/f _{EOSC} (in kHz)	81.9 68.2 75.1	ms ms ms ms
f _{ISCK}	Internal SCK Frequency	Internal Oscillator (Notes 10, 17) External Oscillator (Notes 10, 11, 15)			38.4 f _{EOSC} /8		kHz kHz
DISCK	Internal SCK Duty Cycle	(Notes 10, 17)	٠	45		55	%
f _{ESCK}	External SCK Frequency Range	(Notes 10, 11, 15)	٠			4000	kHz
t lesck	External SCK Low Period	(Notes 10, 11, 15)	٠	125			ns
t HESCK	External SCK High Period	(Notes 10, 11, 15)	٠	125			ns
t _{dout_isck}	Internal SCK 32-Bit Data Output Time	Internal Oscillator (Notes 10, 17) External Oscillator (Notes 10, 11, 15)	•	0.81	0.83 256/f _{EOSC} (in kHz)	0.85	ms ms
tdout_esck	External SCK 32-Bit Data Output Time	(Notes 10, 11, 15)			32/f _{ESCK} (in kHz)		ms
t ₁	CS↓ to SD0 Low		٠	0		200	ns
t ₂	CS↑ to SD0 Hi-Z		٠	0		200	ns
t3	CS↓ to SCK↓	Internal SCK Mode	٠	0		200	ns
t4	CS↓ to SCK↑	External SCK Mode	٠	50			ns
t _{komax}	SCK↓ to SDO Valid		٠			200	ns
t _{komin}	SDO Hold After SCK↓	(Note 5)	٠	15			ns
t ₅	SCK Set Up Before CS↓		٠	50			ns
t7	SDI Set Up Before SCK1	(Note 5)	٠	100			ns
tg	SDI Hold After SCK1	(Note 5)	٠	100			ns

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: All voltage values are with respect to GND.

Note 3: Unless otherwise specified:

 $V_{CC} = 2.7V \text{ to } 5.5V$

 $V_{\text{REFCM}} = V_{\text{REF}}/2$, $F_{\text{S}} = 0.5V_{\text{REF}}$

 $V_{IN} = IN^+ - IN^-$, $V_{IN(CM)} = (IN^+ - IN^-)/2$,

where IN⁺ and IN⁻ are the selected input channels.

Note 4: Use internal conversion clock or external conversion clock source with $f_{EOSC} = 307.2$ kHz unless other wise specified.

Note 5: Guaranteed by design, not subject to test.

Note 6: Integral nonlinearity is defined as the deviation of a code from a straight line passing through the actual endpoints of the transfer curve. The deviation is measured from the center of the quantization band.

Note 7: 50Hz mode (internal oscillator) or f_{EOSC} = 256kHz $\pm 2\%$ (external oscillator).

Note 8: 60Hz mode (internal oscillator) or f_{EOSC} = 307.2kHz ±2% (external oscillator).



Note 9: Simultaneous 50Hz/60Hz mode (internal oscillator) or f_{EOSC} = 280kHz ±2% (external oscillator).

Note 10: The SCK can be configured in external SCK mode or internal SCK mode. In external SCK mode, the SCK pin is used as a digital input and the driving clock is f_{ESCK}. In the internal SCK mode, the SCK pin is used as a digital output and the output clock signal during the data output is f_{ISCK}.

Note 11: The external oscillator is connected to the f_0 pin. The external oscillator frequency, f_{EOSC} , is expressed in kHz.

Note 12: The converter uses its internal oscillator.

Note 13: The output noise includes the contribution of the internal calibration operations.

Note 14: Guaranteed by design and test correlation.

Note 15: The converter is in external SCK mode of operation such that the SCK pin is used as a digital input. The frequency of the clock signal driving SCK during the data output is f_{ESCK} and is expressed in Hz.

Note 16: Refer to Applications Information section for performance vs data rate graphs.

Note 17: The converter in internal SCK mode of operation such that the SCK pin is used as a digital output.

Note 18: For V_{CC} < 3V, V_{IH} is 2.5V for pin f_0 .

2492fd

The LTC2492 input measurement range is -0.5*VREF to +0.5*VREF in both differential and single-ended configurations as shown in Figure 38. Highest linearity is achieved with Fully Differential drive and a constant common-mode voltage (Figure 38b). Other drive schemes may incur an INL error of approximately 50ppm. This error can be calibrated out using a three point calibration and a second-order curve fit.

LTC2492

APPLICATIONS INFORMATION

Easy Drive Input Current Cancellation

The LTC2492 combines a high precision delta-sigma ADC with an automatic, differential, input current cancellation front end. A proprietary front-end passive sampling network transparently removes the differential input ourrent. This enables external RC networks and high impedance sensors to directly interface to the LTC2492 without external amplifiers. The remaining common mode input current is eliminated by either balancing the differential input impedances or setting the common mode input equal to the common mode reference (see Automatic Differential Input Current Cancellation Section). This unique architecture does not require on-chip buffers, thereby enabling signals to swing beyond ground and V_{CC}. Moreover, the cancellation does not interfere with the transparent offset and full-scale auto-calibration and the absolute accuracy (full scale + offset + linearity + drift) is maintained even with external RC networks.

Power-Up Sequence

The LTC2492 automatically enters an internal reset state when the power supply voltage V_{CC} drops below approximately 2V. This feature guarantees the integrity of the conversion result, input channel selection and serial clock mode.

When V_{CC} rises above this threshold, the converter creates an internal power-on-reset (POR) signal with a duration of approximately 4ms. The POR signal clears all internal registers. The conversion immediately following a POR cycle is performed on the input channel IN⁺ = CH0, IN⁻ = CH1, simultaneous 50Hz/60Hz rejection and 1× output rate. The first conversion following a POR cycle is accurate within the specification of the device if the power supply voltage is restored to (2.7V to 5.5V) before the end of the POR interval. A new input channel, rejection mode, speed mode, or temperature selection can be programmed into the device during this first data input/output cycle.

Reference Voltage Range

This converter accepts a truly differential external reference voltage. The absolute/common mode voltage range for REF⁺ and REF⁻ pins covers the entire operating range of the device (GND to V_{CC}). For correct converter operation, V_{RFF} must be positive (REF⁺ > REF⁻).

The LTC2492 differential reference input range is 0.1V to V_{CC} . For the simplest operation, REF⁺ can be shorted to V_{CC} and REF⁻ can be shorted to GND. The converter output noise is determined by the thermal noise of the front-end circuits, and as such, its value in nanovolts is nearly constant with reference voltage. A decrease in reference voltage will not significantly improve the converter's effective resolution. On the other hand, a decreased reference will improve the converter's overall INL performance.

Input Voltage Range

The analog inputs are truly differential with an absolute, common mode range for the CH0 to CH3 and COM input pins extending from GND – 0.3V to V_{CC} + 0.3V. Outside these limits, the ESD protection devices begin to turn on and the errors due to input leakage current increase rapidly. Within these limits, the LTC2492 converts the bipolar differential input signal V_{IN} = IN⁺ – IN⁻ (where IN⁺ and IN⁻ are the selected input channels), from –FS = $-0.5 \cdot V_{REF}$ to +FS = $0.5 \cdot V_{REF}$ where V_{REF} = REF⁺ – REF⁻. Outside this range, the converter indicates the overrange or the underrange condition using distinct output codes (see Table 1).

Signals applied to the input (CH0 to CH3, COM) may extend 300mV below ground and above V_{CC} . In order to limit any fault current, resistors of up to 5k may be added in series with the input. The effect of series resistance on the converter accuracy can be evaluated from the curves presented in the Input Current/Reference Current sections. In addition, series resistors will introduce a temperature dependent error due to input leakage current. A 1nA input leakage current will develop a 1ppm offset error on a 5k resistor if $V_{REF} = 5V$. This error has a very strong temperature dependency.

TECHNOLOGY




Table 2. Output Data Format				1					
DIFFERENTIAL INPUT VOLTAGE V _{IN} *	BIT 31 EOC	BIT 30 DMY	BIT 29 SIG	BIT 28 MSB	BIT 27	BIT 26	BIT 25	 BIT 5 LSB	BITS 4 to 0 SUB LSBs
$V_{IN}^* \ge 0.5 \bullet V_{REF}^{**}$	0	0	1	1	0	0	0	 0	00000
0.5 • V _{REF} ** - 1LSB	0	0	1	0	1	1	1	 1	XXXXXX
0.25 • V _{REF} **	0	0	1	0	1	0	0	 0	XXXXX
0.25 • VREF** - 1LSB	0	0	1 1/0¹	0	0	1	1	 1	XXXXXX
0	0	0	+*	0	0	0	0	 0	XXXXXX
-1LSB	0	0	0	1	1	1	1	 1	XXXXX
-0.25 • V _{REF} **	0	0	0	1	1	0	0	 0	XXXXXX
-0.25 • V _{REF} ** - 1LSB	0	0	0	1	0	1	1	 1	XXXXX
-0.5 • V _{REF} **	0	0	0	1	0	0	0	 0	XXXXXX
V _{IN} * < -0.5 • V _{REF} **	0	0	0	0	1	1	1	 4 x	11111

1/0†

The differential reperced voltage V_N = IN* - IN*. "The differential reference voltage V_{NET} = REF" - REF". Sub LSBs are below the 24-bit level. They may be included in averaging, or discarded without loss of resolution. "The differential reference voltage V_{RET} = REF" - REF". Sub LSBs are below the 24-bit level. They may be included in averaging, or discarded without loss of resolution. "The differential reference voltage V_{RET} = REF" - REF". Sub LSBs are below the 24-bit level. They may be included in averaging, or discarded without loss of resolution. "The differential reference voltage V_{RET} = REF" - REF". Sub LSBs are below the 24-bit level. They may be included in averaging, or discarded without loss of resolution. "The differential reference voltage V_{RET} = REF". Sub LSBs are below the 24-bit level. They may be included in averaging, or discarded without loss of resolution. "The differential reference voltage V_{RET} = REF". Sub LSBs are below the 24-bit level. They may be included in averaging, or discarded without loss of resolution. "The differential reference voltage V_{RET} = REF". Sub LSBs are below the 24-bit level. They may be included in averaging, or discarded without loss of resolution. "The underrange output code is OXOFFFFXXX in 2x mode. "The differential reference voltage V_{RET} = REF".

conversion automatically begins at power up using this default configuration. Once the conversion is complete, a new word may be written into the device.

The first three bits shifted into the device consist of two preamble bits and an enable bit. These bits are used to enable the device configuration and input channel selection. Valid settings for these three bits are 000, 100 and 101. Other combinations should be avoided. If the first three bits are 000 or 100, the following data is ignored (don't care) and the previously selected input channel and configuration remain valid for the next conversion.

If the first three bits shifted into the device are 101, then the next five bits select the input channel for the next conversion cycle (see Table 3).

Table 3 Channel Selection	
---------------------------	--

	MU)	(ADDR	ESS		CHANNEL SELECTION							
SGL	ODD/ Sign	A2	A1	AO	0	1	2	3	сом			
*0	0	0	0	0	IN ⁺	IN ⁻						
0	0	0	0	1			IN+	IN-				
0	1	0	0	0	IN^{-}	IN ⁺						
0	1	0	0	1			IN-	IN+				
1	0	0	0	0	IN ⁺				IN ⁻			
1	0	0	0	1			IN+		IN-			
1	1	0	0	0		IN ⁺			IN ⁻			
1	1	0	0	1				IN+	IN-			
*Default a	Default at power up											



The first input bit (SGL) following the 101 sequence determines if the input selection is differential (SGL = 0) or single-ended (SGL = 1). For SGL = 0, two adjacent channels can be selected to form a differential input. For SGL = 1, one of four channels is selected as the positive input. The negative input is COM for all single-ended operations. The remaining four bits (ODD, A2, A1, A0) determine which channel(s) is/are selected and the polarity (for a differential input).

The next serial input bit immediately following the input channel selection is the enable bit for the conversion configuration (EN2). If this bit is set to 0, then the next conversion is performed using the previously selected converter configuration.

A new configuration can be loaded into the device by setting EN2 = 1 (see Table 4). The first bit (IM) is used to select the internal temperature sensor. If IM = 1, the following conversion will be performed on the internal temperature sensor rather than the selected input channel. The next two bits (FA and FB) are used to set the rejection frequency. The final bit (SPD) is used to select either the 1x output rate if SPD = 0 (auto-calibration is enabled and the offset is continuously calibrated and removed from the final conversion result) or the 2x output rate if SPD = 1 (offset calibration disabled, multiplexing output rates up to 15Hz with no latency). When IM = 1 (temperature measurement) SPD will be ignored and the device will operate in 1× mode. The configuration remains valid until 24921d



XXXXX ****

POWER REQUIREMENTS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T₄ = 25°C. (Note 3)

range, onio	wise specifications are at i	A = 20 0. (Note 0)					
SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	
V _{CC}	Supply Voltage		٠	2.7		5.5	V
ICC	Supply Current	Conversion Current (Note 11) Temperature Measurement (Note 11) Sleep Mode (Note 11)	•		160 200 1	275 300 2	μΑ μΑ μΑ

DIGITAL INPUTS AND DIGITAL OUTPUTS The • denotes the specifications which apply over the

full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. (Note 3)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
feosc	External Oscillator Frequency Range	(Note 16)	•	10	10	00 4 000 -	kHz
t _{HEO}	External Oscillator High Period		•	0.125		50	μs
t _{LEO}	External Oscillator Low Period		•	0.125		50	μs
t _{conv_1}	Conversion Time for 1× Speed Mode	50Hz Mode 60Hz Mode Simultaneous 50Hz/60Hz Mode External Oscillator (Note 10)	•••	157.2 131 144.1	160.3 133.6 146.9 41036/f _{EOSC} (in kHz)	163.5 136.3 149.9	ms ms ms
tconv_2	Conversion Time for 2× Speed Mode	50Hz Mode 60Hz Mode Simultaneous 50Hz/60Hz Mode External Oscillator (Note 10)	•	78.7 65.6 72.2	80.3 66.9 73.6 20556/f _{EOSC} (in kHz)	81.9 68.2 75.1	ms ms ms ms

I²C TIMING CHARACTERISTICS temperature range, otherwise specifications are at $T_A = 25$ °C. (Note 3, 15)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
f _{SCL}	SCL Clock Frequency		٠	0		400	kHz
thd(sta)	Hold Time (Repeated) START Condition		٠	0.6			μs
tLOW	LOW Period of the SCL Pin		٠	1.3			μs
thigh	HIGH Period of the SCL Pin		٠	0.6			μs
t _{SU(STA)}	Set-Up Time for a Repeated START Condition		٠	0.6			μs
t _{hd(dat)}	Data Hold Time		٠	0		0.9	μs
tsu(dat)	Data Set-Up Time		٠	100			ns
tr	Rise Time for SDA Signals	(Note 14)	٠	20 + 0.1CB		300	ns
tf	Fall Time for SDA Signals	(Note 14)	٠	20 + 0.1C _B		300	ns
t _{SU(STO)}	Set-Up Time for STOP Condition		٠	0.6			μs

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: All voltage values are with respect to GND.

Note 3: Unless otherwise specified: V_{CC} = 2.7V to 5.5V

 $V_{REFCM} = V_{REF}/2$, $f_S = 0.5V_{REF}$

 $V_{IN} = IN^+ - IN^-, V_{IN(CM)} = (IN^+ - IN^-)/2,$

where IN⁺ and IN⁻ are the selected input channels.

Note 4: Use internal conversion clock or external conversion clock source with f_{EDSC} = 307.2kHz unless otherwise specified.

With FLOSG = 507.2KHZ unless other wise specified.

Note 5: Guaranteed by design, not subject to test.

Note 6: Integral nonlinearity is defined as the deviation of a code from a straight line passing through the actual endpoints of the transfer curve. The deviation is measured from the center of the quantization band.



Note 7: 50Hz mode (internal oscillator) or $f_{EOSC} = 256$ kHz ±2% (external oscillator). Note 8: 60Hz mode (internal oscillator) or $f_{EOSC} = 307.2$ kHz ±2% (external oscillator). Note 9: Simultaneous 50Hz/60Hz mode (internal oscillator) or $f_{EOSC} = 280$ kHz ±2% (external oscillator).

Note 10: The external oscillator is connected to the f_0 pin. The external oscillator frequency, $f_{EOSC},$ is expressed in kHz.

Note 11: The converter uses its internal oscillator.

Note 12: The output noise includes the contribution of the internal calibration operations.

Note 13: Guaranteed by design and test correlation.

Note 14: C_B = capacitance of one bus line in pF (10pF $\leq C_B \leq$ 400pF).

Note 15: All values refer to VIH(MIN) and VIL(MAX) levels.

Note 16: Refer to Applications Information section for Performance vs Data Rate graphs. The LTC2493 input measurement range is -0.5*VREF in both differential and single-ended configurations as shown in Figure 37. Highest linearity is achieved wit Fully Differential drive and a constant common-mode voltage (Figure 37b). Other drive schemes may incur an INL error of approximately 50ppm. This error can be calibrated out using a three point calibration and a second-order curve fit.

LTC2493

APPLICATIONS INFORMATION

signals to swing beyond ground and V_{CC}. Moreover, the cancellation does not interfere with the transparent offset and full-scale auto-calibration and the absolute accuracy (full-scale + offset + linearity + drift) is maintained even with external RC networks.

Power-Up Sequence

The LTC2493 automatically enters an internal reset state when the power supply voltage, V_{CC} , drops below approximately 2.0V. This feature guarantees the integrity of the conversion result and input channel selection.

When V_{CC} rises above this threshold, the converter creates an internal power-on reset (POR) signal with a duration of approximately 4ms. The POR signal clears all internal registers. The conversion immediately following a POR cycle is performed on the input channel IN⁺ = CH0, IN⁻ = CH1 with simultaneous 50Hz/60Hz rejection and 1x output rate. The first conversion following a POR cycle is accurate within the specification of the device if the power supply voltage is restored to (2.7V to 5.5V) before the end of the POR interval. A new input channel, rejection mode, speed mode, or temperature selection can be programmed into the device during this first data input/output cycle.

Reference Voltage Range

This converter accepts a truly differential external reference voltage. The absolute/common mode voltage range for the REF⁺ and REF⁻ pins covers the entire operating range of the device (GND to V_{CC}). For correct converter operation, V_{REF} must be positive (REF⁺ > REF⁻).

The LTC2493 differential reference input range is 0.1V to V_{CC} . For the simplest operation, REF⁺ can be shorted to V_{CC} and REF⁻ can be shorted to GND. The converter output noise is determined by the thermal noise of the front end circuits and, as such, its value in nanovolts is nearly constant with reference voltage. A decrease in reference voltage will not significantly improve the converter's effective resolution. On the other hand, a decreased reference will improve the converter's overall INL performance.

hput Voltage Range

The analog inputs are truly differential with an absolute, common mode range for the CHO-CH3 and COM input pins extending from GND – 0.3V to V_{CC} + 0.3V. Outside these limits, the ESD protection devices begin to turn on and the errors due to input leakage current increase rapidly. Within these limits, the LTC2493 converts the bipolar differential input signal $V_{IN} = IN^+ - IN^-$ (where IN⁺ and IN⁻ are the selected input channels), from -FS = -0.5 • V_{REF} to +FS = 0.5 • V_{REF} where $V_{REF} = REF^+ - REF^-$. Outside this range, the converter indicates the overrange or the underrange condition using distinct output codes (see Table 1).


In order to limit any fault current, resistors of up to 5k may be added in series with the input. The effect of series resistance on the converter accuracy can be evaluated from the curves presented in the Input Current/Reference Current sections. In addition, series resistors will introduce a temperature dependent error due to input leakage current. A 1nA input leakage current will develop a 1ppm offset error on a 5k resistor if V_{REF} = 5V. This error has a very strong temperature dependency.

I²C INTERFACE

The LTC2493 communicates through an I^2C interface. The I^2C interface is a 2-wire open-drain interface supporting multiple devices and multiple masters on a single bus. The connected devices can only pull the data line (SDA) low and can never drive it high. SDA is required to be externally connected to the supply through a pull-up resistor. When the data line is not being driven, it is high. Data on the I^2C bus can be transferred at rates up to 100kbits/s in the standard mode and up to 400kbits/s in the fast mode. The V_{CC} power should not be removed from the device when the I^2C bus is active to avoid loading the I^2C bus lines through the internal ESD protection diodes.

Each device on the I²C bus is recognized by a unique address stored in that device and can operate either as a transmitter or receiver, depending on the function of the device. In addition to transmitters and receivers, devices can also be considered as masters or slaves when performing data transfers. A master is the device which initiates a data transfer on the bus and generates the clock signals





Confidential Statement This change notice is for Linear Technology's Customers only. Distribution or notification to third parties is prohibited.

DATA OUTPUT FORMAT

The output register contains the last conversion result. After each conversion is completed, the device automatically enters the sleep state where the supply current is reduced to 1µA. When the LTC2493 is addressed for a read operation, it acknowledges (by pulling SDA low) and acts as a transmitter. The master/receiver can read up to four bytes from the LTC2493. After a complete read operation (4 bytes), a new conversion is initiated. The device will NACK subsequent read operations while a conversion is being performed.

The data output stream is 32 bits long and is shifted out on the falling edges of SCL (see Figure 3a). The first bit is the conversion result sign bit (SIG) (see Tables 1 and 2). This bit is high if $V_{IN} \ge 0$ and low if $V_{IN} < 0$ (where V_{IN} corresponds to the selected input signal IN+ - IN-). The second bit is the most significant bit (MSB) of the result. The first two bits (SIG and MSB) can be used to indicate over and under range conditions (see Table 2). If both bits are high, the differential input voltage is equal to or above +FS. If both bits are set low, the input voltage is below -FS.

The function of these bits is summarized in Table 2. The 24 bits following the MSB bit are the conversion result in binary two's, complement format. The remaining six bits are sub LSBs below the 24-bit level.

As long as the voltage on the selected input channels (IN+ and IN⁻) remains between -0.3V and V_{CC} + 0.3V (absolute maximum operating range) a conversion result is generated for any differential input voltage V_{IN} from -FS = -0.5 V_{RFF} to +FS = 0.5 • V_{RFF}. For differential input voltages greater than +FS, the conversion result is clamped to the value corresponding to +FS. For differential input voltages below -FS, the conversion result is clamped to the value -FS - 1 LSB.

Table	2.	LTC2493	Status	Bits
-------	----	---------	--------	------

INPUT RANGE	BIT 31 SIG	BIT 30 MSB
$V_{IN} \ge FS$	1	1
0V ≤ V _{IN} < FS	1/0	0
$-FS \le V_{IN} < 0V$	0	1
V _{IN} < -FS	0	0

DIFFERENTIAL INPUT VOLTAGE V _{IN} *	BIT 31 SIG	BIT 30 MSB	BIT 29	BIT 28	BIT 27	 BIT 6 LSB	BITS 5-0 Sub LSBs
V _{IN} *≥FS**	1	1	0	0	0	 0	00000
FS** – 1 LSB	1	0	1	1	1	 1	XXXXX
0.5 • FS**	1	0	1	0	0	 0	XXXXX
0.5 • FS** – 1 LSB	1	0	0	1	1	 1	XXXXX
0	1/0†	0	0	0	0	 0	XXXXX
-1 LSB	0	1	1	1	1	 1	XXXXX
-0.5 • FS**	0	1	1	0	0	 0	XXXXX
–0.5 • FS** – 1 LSB	0	1	0	1	1	 1	XXXXX
-FS**	0	1	0	0	0	 0	XXXXX
V _{IN} * < -FS**	0	0	1	1	1	 X 🕈	+++++ XX

Table 1 Output Data Format

The differential input voltage V_{IN} = IN – IN*. **The full-scale voltage FS = 0.5 • V_{REF}. Sub LSBs are below the 24-bit level. They may be included in averaging, or discarded without loss of resolution. [†]The sign bit changes state during the 0 output code when the device is operating in the 2x speed mode.

*** The underrange output code is 0X3FFFFXXX in 2x mode

16



2493fd

DIGITAL INPUTS AND DIGITAL OUTPUTS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. (Note 3)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
f _{EOSC}	External Oscillator Frequency Range	(Note 16)	٠	10	1000	4000	kHz
t _{HEO}	External Oscillator High Period		٠	0.125		50	μs
t _{LEO}	External Oscillator Low Period		٠	0.125		50	μs
t _{conv_1}	Conversion Time for 1x Speed Mode	50Hz Mode 60Hz Mode Simultaneous 50/60Hz Mode External Oscillator	•	157.2 131 144.1	160.3 133.6 146.9 41036/f _{EOSC} (in kHz)	163.5 136.3 149.9	ms ms ms ms
tconv_2	Conversion Time for 2x Speed Mode	50Hz Mode 60Hz Mode Simultaneous 50/60Hz Mode External Oscillator	•	78.7 65.6 72.2	80.3 66.9 73.6 20556/f _{EOSC} (in kHz)	81.9 68.2 75.1	ms ms ms ms
f isck	Internal SCK Frequency	Internal Oscillator (Notes 10, 17) External Oscillator (Notes 10, 11, 15)			38.4 f _{EOSC} /8		kHz kHz
DISCK	Internal SCK Duty Cycle	(Notes 10, 17)	٠	45		55	%
f _{ESCK}	External SCK Frequency Range	(Notes 10, 11, 15)	٠			4000	kHz
t _{lesck}	External SCK LOW Period	(Notes 10, 11, 15)	٠	125			ns
t _{HESCK}	External SCK HIGH Period	(Notes 10, 11, 15)	٠	125			ns
tdout_isck	Internal SCK 24-Bit Data Output Time	Internal Oscillator (Notes 10, 17) External Oscillator (Notes 10, 11, 15)	•	0.61	0.625 192/f _{EOSC} (in kHz)	0.64	ms ms
tdout_esck	External SCK 24-Bit Data Output Time	(Notes 10, 11, 15)			24/f _{ESCK} (in kHz)		ms
t ₁	CS↓ to SD0 LOW		٠	0		200	ns
t ₂	CS↑ to SDO Hi-Z		٠	0		200	ns
t3	CS↓ to SCK↑	Internal SCK Mode	٠	0		200	ns
t4	CS↓ to SCK↑	External SCK Mode	٠	50			ns
t _{komax}	SCK↓ to SDO Valid		٠			200	ns
t _{komin}	SDO Hold After SCK↓	(Note 5)	٠	15			ns
t ₅	SCK Set-Up Before CS↓		٠	50			ns
t ₇	SDI Setup Before SCK↑	(Note 5)	٠	100			ns
tg	SDI Hold After SCK1	(Note 5)	٠	100			ns

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: All voltage values are with respect to GND.

Note 3: V_{CC} = 2.7V to 5.5V unless otherwise specified.

VREFCM = VREF/2, fs = 0.5VREF/Gain

 $V_{IN} = IN^+ - IN^-$, $V_{IN(CM)} = (IN^+ - IN^-)/2$,

where IN+ and IN- are the selected input channels.

Note 4: Use internal conversion clock or external conversion clock source with fEOSC = 307.2kHz unless other wise specified.

Note 5: Guaranteed by design, not subject to test.

Note 6: Integral nonlinearity is defined as the deviation of a code from a straight line passing through the actual endpoints of the transfer curve. The deviation is measured from the center of the quantization band. Note 7: 50Hz mode (internal oscillator) or fEOSC = 256kHz ±2% (external oscillator).

Note 8: 60Hz mode (internal oscillator) or fEOSC = 307.2kHz ±2% (external oscillator).

Note 9: Simultaneous 50Hz/60Hz mode (internal oscillator) or fEOSC = 280kHz ±2% (external oscillator).



Note 10: The SCK can be configured in external SCK mode or internal SCK mode. In external SCK mode, the SCK pin is used as a digital input and the driving clock is f_{ESCK}. In the internal SCK mode, the SCK pin is used as a digital output and the output clock signal during the data output is fISCK. Note 11: The external oscillator is connected to the fo pin. The external

oscillator frequency, fEOSC, is expressed in kHz. Note 12: The converter uses its internal oscillator.

Note 13: The output noise includes the contribution of the internal

calibration operations.

Note 14: Guaranteed by design and test correlation.

Note 15: The converter is in external SCK mode of operation such that the SCK pin is used as a digital input. The frequency of the clock signal driving SCK during the data output is fESCK and is expressed in Hz.

Note 16: Refer to Applications Information section for performance vs data rate graphs.

Note 17: The converter is in internal SCK mode of operation such that the SCK pin is used as a digital output.

Note 18: For V_{CC} < 3V, V_{IH} is 2.5V for Pin f₀.

The LTC2494 input measurement range is -0.5*VREF to +0.5*VREF in both differential and single-ended configurations as shown in Figure 39. Highest linearity is achieved with Fully Differential drive and a constant common-mode voltage (Figure39b). Other drive schemes may incur an INL error of approximately 50ppm. This error can be calibrated out using a three point calibration and a second-order curve fit.

LTC2494

APPLICATIONS INFORMATION

transparently removes the differential input current. This enables external RC networks and high impedance sensors to directly interface to the LTC2494 without external amplifiers. The remaining common mode input current is eliminated by either balancing the differential input impedances or setting the common mode input equal to the common mode reference (see the Automatic Differential Input Current Cancellation section). This unique architecture does not require on-chip buffers, thereby enabling signals to swing beyond ground or up to V_{CC}. Moreover, the cancellation does not interfere with the transparent offset and full-scale auto-calibration and the absolute accuracy (full-scale + offset + linearity + drift) is maintained even with external RC networks.


Power-Up Sequence

The LTC2494 automatically enters an internal reset state when the power supply voltage, V_{CC} , drops below approximately 2V. This feature guarantees the integrity of the conversion result, input channel selection and serial clock mode.

When V_{CC} rises above this threshold, the converter creates an internal power-on reset (POR) signal with a duration of approximately 4ms. The POR signal clears all internal registers. The conversion immediately following a POR cycle is performed on the input channels $IN^+ = CH0$ and $IN^- = CH1$ with simultaneous 50Hz/60Hz rejection 1x output rate, and gain = 1. The first conversion following a POR cycle is accurate within the specification of the device if the power supply voltage is restored to (2.7V to 5.5V) before the end of the POR interval. A new input channel, rejection mode, speed mode, temperature selection, or gain can be programmed into the device during this first data input/output cycle.

Reference Voltage Range

This converter accepts a truly differential external reference voltage. The absolute/common mode voltage range for the REF⁺ and REF⁻ pins covers the entire operating range of the device (GND to V_{CC}). For correct converter operation, V_{REF} must be positive (REF⁺ > REF⁻).



Input Voltage Range

The analog input is truly differential with an absolute, common mode range for CH0 to CH15 and COM input pins extending from GND – 0.3V to V_{CC} + 0.3V. Outside these limits, the ESD projection devices begin to turn on and the errors due to input leakage current increase rapidly. Within these limits, the LTC2494 converts the bipolar differential input signal V_{IN} = IN⁺ + IN⁻ (where IN⁺ and IN⁻ are the selected input channels), from -FS = -0.5 • V_{REF}/Gain to +FS = 0.5 • V_{REF}/Gain where V_{REF} = REF⁺ - REF⁻. Outside this range, the converter indicates the overrange or the underrange condition using distinct output codes.


Signals applied to the input (CH0 to CH15, COM) may extend 300mV below ground and above V_{CC} . In order to limit any fault current, resistors of up to 5k may be added in series with the input. The effect of series resistance on the converter accuracy can be evaluated from the curves presented in the Input Current/Reference Current sections. In addition, series resistors will introduce a temperature dependent error due to input leakage current. A 1nA input leakage current will develop a 1ppm offset error on a 5k resistor if V_{REF} = 5V. This error has a very strong temperature dependency.

MUXOUT/ADCIN

The output of the multiplexer (MUXOUT) and the input to the ADC (ADCIN) can be used to perform input signal conditioning on any of the selected input channels or simply shorted together for direct digitization. If an external amplifier is used, the LTC2494 automatically calibrates both the offset and drift of this circuit and the Easy Drive sampling scheme enables a wide variety of amplifiers to be used.







LTC2494

APPLICATIONS INFORMATION

Table 4. Converter Configuration

1 0 1 1 0 1	10010 4	4. 0	20114	GILGI	COUL	yurat	1011											
1 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1	1 0	0	EN	SGL	ODD	A2	A1	A0	EN2	IM	FA	FB	SPD	GS2	GS1	GSO	CONVERTER CONFIGURATION	
1 0 1 0 1 0 0 0 0 0 External Input, Gain = 1, Auto-Calibrati 1 0 1 1 0 1 0 1 0 1 External Input, Gain = 1, Auto-Calibrati 1 0 1 0 1 0 1 External Input, Gain = 4, Auto-Calibrati 1 0 1 0 1 0 1 0 External Input, Gain = 3, Auto-Calibrati 1 0 1 0 1 0 1 External Input, Gain = 16, Auto-Calibrati 1 0 1 0 1 0 External Input, Gain = 32, Auto-Calibrati 1 0 1 0 1 0 1 0 External Input, Gain = 128, Auto-Calibrati 1 0 1 0 1 0 1 0 1 External Input, Gain = 32, Auto-Calibrati 1 0 1 0 1 0 1 External Input, Gain = 128, Auto-C	1 0	0	0						Х	Х	Х	Х	Х	Х	Х	Х	Keep Previous	
1 0 1 0 1 0 1 0 1 External Input, Gain = 4, Auto-Calibrati 1 0 1 0 1 0 1 External Input, Gain = 4, Auto-Calibrati 1 0 1 0 1 0 1 External Input, Gain = 4, Auto-Calibrati 1 0 1 0 1 External Input, Gain = 16, Auto-Calibrati 1 0 1 0 1 External Input, Gain = 16, Auto-Calibrati 1 0 1 0 1 External Input, Gain = 16, Auto-Calibrati 1 0 1 0 1 External Input, Gain = 128, Auto-Calibrati 1 0 1 0 1 External Input, Gain = 128, Auto-Calibrati 1 0 1 0 1 External Input, Gain = 128, Auto-Calibrati 1 0 1 0 1 External Input, Gain = 128, Auto-Calibrati 1 0 1 0 1 External Input, Gain = 128, Auto-Calibrati <td>1 0</td> <td>0</td> <td>1</td> <td>1</td> <td></td> <td></td> <td></td> <td></td> <td>0</td> <td>Х</td> <td>Х</td> <td>Х</td> <td>Х</td> <td>Х</td> <td>Х</td> <td>Х</td> <td>Keep Previous</td> <td></td>	1 0	0	1	1					0	Х	Х	Х	Х	Х	Х	Х	Keep Previous	
1 0 1 1 0 1 1 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 0 1 <td>1 0</td> <td>0</td> <td>1</td> <td>1</td> <td></td> <td></td> <td></td> <td></td> <td>1</td> <td>0</td> <td></td> <td></td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>External Input, Gain = 1, Auto-Calibration</td> <td></td>	1 0	0	1	1					1	0			0	0	0	0	External Input, Gain = 1, Auto-Calibration	
1 0 1 0 1 0 1 0 1 External Input, Gain = 16, Auto-Calibrat 1 0 1 1 0 1 1 0 1 1 0 1	1 0	0	1]					1	0	Ī		0	0	0	1	External Input, Gain = 4, Auto-Calibration	
1 0 1 1 0 1 1 1 1 0 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 1 0	1 0	0	1	1					1	0	Ī		0	0	1	0	External Input, Gain = 8, Auto-Calibration	
1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 1 1 1 1 1 1 1 1 1 <th1< th=""> <th1< th=""> <th1< th=""></th1<></th1<></th1<>	1 0	0	1]					1	0	Ι		0	0	1	1	External Input, Gain = 16, Auto-Calibration	
1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 0 External Input, Gain = 128, Auto-Cellbra 1 0 1 0 1 0 1 1 1 External Input, Gain = 128, Auto-Cellbra 1 0 1 0 1 0 0 1 1 1 External Input, Gain = 128, Auto-Cellbra 1 0 1 0 1 0 0 0 1 1 1 2.2 Speed 1 0 1 0 1 0 1 1 0 1 1 1 0 1	1 0	0	1						1	0	T		0	1	0	0	External Input, Gain = 32, Auto-Calibration	- 256
1 0 1 0 1 1 0 External Input, Gain = 126, Auto-Calibra 1 0 1 1 0 1<	1 0	0	1]					1	0	Ι.		0	1	0	1	External Input, Gain = 64, Auto-Calibration	200
1 0 1	1 0	0	1						1	0			0	1	1	0	External Input, Gain = 128, Auto-Catibration	
1 0 1 Any Input 1 0 1 0 1 External Input, Gain = 2, 2x Speed 1 0 1 1 0 1 1 0 1 <th1< th=""> 1 1 1</th1<>	1 0	0	1]					1	0			0	1	1	1	External Input, Gain = 264 , Auto-Calibration	
1 0 1 0 1 0 1 0 1 0 External Input, Gain = 4, 2x Speed 1 0 1 0 1 0 1 0 External Input, Gain = 4, 2x Speed 1 0 1 0 1 1 0 1 1 External Input, Gain = 4, 2x Speed 1 0 1 0 1 1 External Input, Gain = 4, 2x Speed 1 0 1 0 1 1 External Input, Gain = 4, 2x Speed 1 0 1 0 1 1 External Input, Gain = 16, 2x Speed 1 0 1 0 1 1 1 1 1 1 2, 2x Speed 1 0 1 0 1	1 0	0	1						1	0			1	0	0	0	External Input, Gain = 1, 2x Speed	
1 0 1 0 1 0 1 0 External Input, Gain = 4, 2x Speed 1 0 1 0 1 0 1 0 External Input, Gain = 4, 2x Speed 1 0 1 0 1 0 1 1 External Input, Gain = 4, 2x Speed 1 0 1 0 1 1 External Input, Gain = 4, 2x Speed 1 0 1 0 1 1 External Input, Gain = 4, 2x Speed 1 0 1 0 1 1 External Input, Gain = 4, 2x Speed 1 0 1 0 1 1 External Input, Gain = 4, 2x Speed 1 0 1 0 1 1 1 External Input, Gain = 32, 2x Speed 1 0 1 0 1 1 1 1 External Input, Gain = 128, 2x Speed 1 0 1 0 0 1 1 1 External Input, Simutaneous 50Hz	1 0	0	1]		Anv			1	0	Ι		1	0	0	1	External Input, Gain = 2, 2x Speed	
1 0 1 0 1 0 1 1 0 1 1 0 1 1 0 0 External Input, Gain = 0, 2x Speed 1 0 1 0 1 0 0 External Input, Gain = 16, 2x Speed 1 0 1 0 1 0 0 External Input, Gain = 32, 2x Speed 1 0 1 0 1 1 0 External Input, Gain = 32, 2x Speed 1 0 1 1 1 0 External Input, Gain = 128, 2x Speed 1 0 1 1 1 1 1 External Input, Gain = 128, 2x Speed 1 0 1 0 0 0 External Input, Simultaneous 50Hz/60Hz Re 1 0 1 0 0 1 Speed External Input, Simultaneous 50Hz/60Hz Re 1 0 1 0 1 Speed External Input, 50Hz Rejection	1 0	0	1		1	npút			1	0			1	0	1	0	External Input, Gain = 4, 2x Speed	
1 0 1 0 1 0 1 External Input, Gain = 32, 2x Speed 1 1 0 1 External Input, Gain = 32, 2x Speed 1 1 0 1 1 0 1 1 0 1 1 1 0 1 1 1 1 0 1 <th1< th=""> <th1< th=""> <th1< th=""> <th1<< td=""><td>1 0</td><td>0</td><td>1</td><td></td><td>Ch</td><td>annel</td><td></td><td></td><td>1</td><td>0</td><td></td><td></td><td>1</td><td>0</td><td>1</td><td>1</td><td>External Input, Gain = 8, 2x Speed</td><td></td></th1<<></th1<></th1<></th1<>	1 0	0	1		Ch	annel			1	0			1	0	1	1	External Input, Gain = 8, 2x Speed	
1 0 1 0 1 1 0 External Input, Gain = 64, 2x Speed 1 1 1 0 External Input, Gain = 64, 2x Speed 1 <th1< th=""> 1 <th1< th=""> 1 <th1< td=""><td>1 0</td><td>0</td><td>1</td><td>1</td><td></td><td></td><td></td><td></td><td>1</td><td>0</td><td>1</td><td></td><td>1</td><td>1</td><td>0</td><td>0</td><td>External Input, Gain = 16, 2x Speed</td><td></td></th1<></th1<></th1<>	1 0	0	1	1					1	0	1		1	1	0	0	External Input, Gain = 16, 2x Speed	
1 0 1 0 1 1 1 1 External Input, Gain = 128, 2x Speed 1 0 1 0 0 0 External Input, Simultaneous 50Hz/60Hz Re 1 0 1 0 0 Any Any External Input, Simultaneous 50Hz/60Hz Re 1 0 1 0 0 Speed External Input, 50Hz Rejection	1 0	0	1]					1	0	Ι		1	1	0	1	External Input, Gain = 32, 2x Speed	
1 0 1 0 0 0 External Input, Simultaneous 50Hz/60Hz Re 1 0 1 0 0 1 External Input, Simultaneous 50Hz/60Hz Re 1 0 1 0 0 1 Speed External Input, Simultaneous 50Hz/60Hz Re	1 0	0	1						1	0	T		1	1	1	0	External Input, Gain = 64, 2x Speed	
1 0 1 1 0 0 1 Any Any External Input, 50Hz Rejection	1 0	0	1]					1	0	T		1	1	1	1	External Input, Gain = 128, 2x Speed	
T 0 1 Speed Gain External input, on 2 Rejection	1 0	0	1]					1	0	0	0					External Input, Simultaneous 50Hz/60Hz Rejection	
Soeed Gain a state sta	1 0	0	1						1	0	0	1					External Input, 50Hz Rejection	
1 0 1 0 1 0 External Input, 60Hz Rejection	1 0	0	1]					1	0	1	0	Speed		Gain		External Input, 60Hz Rejection	
1 0 1 1 0 1 1 Reserved, Do Not Use	1 0	0	1]					1	0	1	1]				Reserved, Do Not Use	
1 0 1 1 1 0 0 X X X X Temperature Input, Simultaneous 50Hz/60Hz	1 0	0	1	1					1	1	0	0	Х	Х	Х	Х	Temperature Input, Simultaneous 50Hz/60Hz Rejection	
1 0 1 1 1 0 1 X X X X Temperature Input, 50Hz Rejection	1 0	0	1]					1	1	0	1	Х	Х	Х	Х	Temperature Input, 50Hz Rejection	
1 0 1 1 1 1 0 X X X X Temperature Input, 60Hz Rejection	1 0	0	1						1	1	1	0	Х	Х	Х	Х	Temperature Input, 60Hz Rejection	
1 0 1 1 1 1 1 X X X X Reserved, Do Not Use	1 0	0	1	1					1	1	1	1	Х	Х	Х	Х	Reserved, Do Not Use	

= 1 (offset calibration disabled, multiplexing output rates up to 15Hz with no latency). When IM = 1 (temperature measurement), SPD, GS2, GS1, GS0 will be ignored and the device will operate in 1x mode. The final 3 bits (GS2, GS1, GS0) are used to select the gain. The configuration remains valid until a new input word with EN = 1 (the first 3 bits are 101) and EN2 = 1 is shifted into the device.

Rejection Mode (FA, FB)

The LTC2494 includes a high accuracy on-chip oscillator with no required external components. Coupled with an integrated 4th order digital low pass filter, the LTC2494 rejects line frequency noise. In the default mode, the LTC2494 simultaneously rejects 50Hz and 60Hz by at least 87dB. If more rejection is required, the LTC2494 can be configured to reject 50Hz or 60Hz to better than 110dB.

Speed Mode (SPD)

Every conversion cycle, two conversions are combined to remove the offset (default mode). This result is free from offset and drift. In applications where the offset is not critical, the auto-calibration feature can be disabled with the benefit of twice the output rate. While operating in the 2x mode (SPD = 1), the linearity and full-scale errors are unchanged from the 1x mode performance. In both the 1x and 2x mode there is no latency. This enables input steps or multiplexer changes to settle in a single conversion cycle easing system overhead and increasing the effective conversion rate. During temperature measurements, the 1x mode is always used independent of the value of SPD.



Confidential Statement This change notice is for Linear Technology's Customers only. Distribution or notification to third parties is prohibited.

DIGITAL INPUTS AND DIGITAL OUTPUTS The • denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}$ C. (Note 3)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
f _{EOSC}	External Oscillator Frequency Range	(Note 16)	•	10	1000	4000	kHz
t _{HEO}	External Oscillator High Period		•	0.125		100	μs
t _{LEO}	External Oscillator Low Period		•	0.125		100	μs
tconv_1	Conversion Time for 1x Speed Mode	50Hz Mode 60Hz Mode Simultaneous 50Hz/60Hz Mode External Oscillator (Note 10)		157.2 131 144.1	160.3 133.6 146.9 41036/f _{EOSC} (in kHz)	163.5 136.3 149.9	ms ms ms ms
tconv_2	Conversion Time for 2x Speed Mode	50Hz Mode 60Hz Mode Simultaneous 50Hz/60Hz Mode External Oscillator (Note 10)	:	78.7 65.6 72.2	80.3 66.9 73.6 20556/f _{EOSC} (in kHz)	81.9 68.2 75.1	ms ms ms ms

I^2 C TIMING CHARACTERISTICS The • denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. (Note 3, 15)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
fSCL	SCL Clock Frequency		٠	0		400	kHz
t _{HD(SDA)}	Hold Time (Repeated) START Condition		٠	0.6			μs
tLOW	LOW Period of the SCL Pin		٠	1.3			μs
thigh	HIGH Period of the SCL Pin		٠	0.6			μs
t _{SU(STA)}	Set-Up Time for a Repeated START Condition		٠	0.6			μs
t _{HD(DAT)}	Data Hold Time		٠	0		0.9	μs
t _{SU(DAT)}	Data Set-Up Time		٠	100			ns
tr	Rise Time for SDA Signals	(Note 14)	٠	20 + 0.1C _B		300	ns
t _f	Fall Time for SDA Signals	(Note 14)	٠	20 + 0.1C _B		300	ns
tsu(sto)	Set-Up Time for STOP Condition		٠	0.6			μs
t _{BUF}	Bus Free Time Between a Second START Condition		٠	1.3			μs

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: All voltage values are with respect to GND.

Note 3: Unless otherwise specified: V_{CC} = 2.7V to 5.5V

VREFCM = VREF/2, FS = 0.5VREF/Gain

 $V_{IN} = IN^+ - IN^-$, $V_{IN(CM)} = (IN^+ - IN^-)/2$,

where IN⁺ and IN⁻ are the selected input channels.

Note 4: Use internal conversion clock or external conversion clock source with f_{EOSC} = 307.2kHz unless otherwise specified.

Note 5: Guaranteed by design, not subject to test.

Note 6: Integral nonlinearity is defined as the deviation of a code from a straight line passing through the actual endpoints of the transfer curve. The deviation is measured from the center of the quantization band. Note 7: 50Hz mode (internal oscillator) or f_{EOSC} = 256kHz ±2% (external oscillator). Note 8: 60Hz mode (internal oscillator) or f_{EOSC} = 307.2kHz ±2% (external oscillator).

Note 9: Simultaneous 50Hz/60Hz mode (internal oscillator) or f_{EOSC} = 280kHz ±2% (external oscillator).

Note 10: The external oscillator is connected to the f_{0} pin. The external oscillator frequency, $f_{EOSC},$ is expressed in kHz.

Note 11: The converter uses its internal oscillator.

Note 12: The output noise includes the contribution of the internal calibration operations.

Note 13: Guaranteed by design and test correlation.

Note 14: C_B = capacitance of one bus line in pF (10pF $\leq C_B \leq$ 400pF).

Note 15: All values refer to $V_{IH(MIN)}$ and $V_{IL(MAX)}$ levels.

Note 16: Refer to Applications Information section for Performance vs Data Rate graphs.





The LTC2495 input measurement range is -0.5*VREF to +0.5*VREF in both differential and single-ended configurations as shown in Figure 38. Highest linearity is achieved with Fully Differential drive and a constant common-mode voltage (Figure 38b). Other drive schemes may incur an INL error of approximately 50ppm. This error can be calibrated out using a three point calibration and a second-order curve fit.

LTC2495

APPLICATIONS INFORMATION

cancellation does not interfere with the transparent offset and full-scale auto-calibration and the absolute accuracy (full-scale + offset + linearity + drift) is maintained even with external RC networks.

Power-Up Sequence

The LTC2495 automatically enters an internal reset state when the power supply voltage, V_{CC} , drops below a threshold of approximately 2.0V. This feature guarantees the integrity of the conversion result and input channel selection.

When V_{CC} rises above this threshold, the converter creates an internal power-on-reset (POR) signal with a duration of approximately 4ms. The POR signal clears all internal registers. The conversion immediately following a POR cycle is performed on the input channels IN⁺ = CH0 and IN⁻ = CH1 with simultaneous 50Hz/60Hz rejection, 1x output rate, and gain = 1. The first conversion following a POR cycle is accurate within the specification of the device if the power supply voltage is restored to (2.7V to 5.5V) before the end of the POR interval. A new input channel, rejection mode, speed mode, temperature selection or gain can be programmed into the device during this first data input/output cycle.

Reference Voltage Range

This converter accepts a truly differential external reference voltage. The absolute/common mode voltage range for the REF⁺ and REF⁻ pins covers the entire operating range of the device (GND to V_{CC}). For correct converter operation, V_{RFF} must be positive (REF⁺ > REF⁻).

The LTC2495 differential reference input range is 0.1V to V_{CC} . For the simplest operation, REF⁺ can be shorted to V_{CC} and REF⁻ can be shorted to GND. The converter output noise is determined by the thermal noise of the front-end circuits and, as such, its value in nanovolts is nearly constant with reference voltage. A decrease in reference voltage will not significantly improve the converter's effective resolution. On the other hand, a decreased reference will improve the converter's overall INL performance.

Input Voltage Range

The analog inputs are truly differential with an absolute, common mode range for the CH0-CH15 and COM input pins extending from GND – 0.3V to V_{CC} + 0.3V. Outside these limits, the ESD protection devices begin to turn on and the errors due to input leakage current increase rapidly. Within these limits, the LTC2495 converts the bipolar differential input signal $V_{IN} = IN^+ - IN^-$ (where IN⁺ and IN⁻ are the selected input channels), from – FS = – 0.5 • V_{REF} /Gain to + FS = 0.5 • V_{REF} /Gain where $V_{REF} = REF^+ - REF^-$. Outside this range, the converter indicates the overrange or the underrange condition using distinct output codes (see Table 1).

Signals applied to the input (CH0-CH15, COM) may extend 300mV below ground and above V_{CC} . In order to limit any fault current, resistors of up to 5k may be added in series with the input. The effect of series resistance on the converter accuracy can be evaluated from the curves presented in the Input Current/Reference Current sections. In addition, series resistors will introduce a temperature dependent error due to input leakage current. A 1nA input leakage current will develop a 1ppm offset error on a 5k resistor if V_{REF} = 5V. This error has a very strong temperature dependency.


MUXOUT/ADCIN

The outputs of the multiplexer (MUXOUTP/MUXOUTN) and the inputs to the ADC (ADCINP/ADCINN) can be used to perform input signal conditioning on any of the selected input channels or simply shorted together for direct digitization. If an external amplifier is used, the LTC2495 automatically calibrates both the offset and drift of this circuit and the Easy Drive sampling scheme enables a wide variety of amplifiers to be used.

In order to achieve optimum performance, if an external amplifier is not used, short these pins directly together (ADCINP to MUXOUTP and ADCINN to MUXOUTN) and minimize their capacitance to ground.



Confidential Statement This change notice is for Linear Technology's Customers only. Distribution or notification to third parties is prohibited.



one of 16 channels is selected as the positive input. The negative input is COM for all single-ended operations. The remaining four bits (ODD, A2, A1, A0) determine which channel(s) is/are selected and the polarity (for a differential input).

Once the first word is written into the device, a second word may be input in order to select a configuration mode. The first bit of the second word is the enable bit for the conversion configuration (EN2). If this bit is set to 0, then the next conversion is performed using the previously selected converter configuration.

If the EN2 bit is set to a 1, a new configuration can be loaded into the device (see Table 4). The first bit (IM) is used to select the internal temperature sensor. If IM = 1, the following conversion will be performed on the internal temperature sensor rather than the selected input channel. The next two bits (FA and FB) are used to set the rejection frequency. The next bit (SPD) is used to select either the 1x output rate if SPD = 0 (auto-calibration is enabled and the offset is continuously calibrated and removed from the final conversion result) or the 2x output rate if SPD = 1 (offset calibration disabled, multiplexing output rates up to 15Hz with no latency). The final three bits (GS2, GS1, GS0) are used to set the gain. When IM = 1 (temperature measurement) SPD, GS2, GS1 and GS0 will be ignored and the device will operate in 1x mode.

The configuration remains valid until a new input word with EN = 1 (the first three bits are 101 for the first word) and EN2 = 1 (for the second write byte) is shifted into the device.

Table 4. Converter Configuration

1	0	EN	SGL	ODD	A2	A1	AO	EN2	IM	FA	FB	SPD	GS2	GS1	GSO	CONVERTER CONFIGURATION	
1	0	0						Х	Х	Х	Х	Х	Х	Х	Х	Keep Previous	
1	0	1	1					0	Х	Х	Х	Х	Х	Х	Х	Keep Previous	
1	0	1]					1	0			0	0	0	0	External Input, Gain = 1, Auto-Calibration	
1	0	1]				[1	0			0	0	0	1	External Input, Gain = 4, Auto-Calibration	
1	0	1]					1	0			0	0	1	0	External Input, Gain = 8, Auto-Calibration	
1	0	1]					1	0			0	0	1	1	External Input, Gain = 16, Auto-Calibration	
1	0	1]			[1 0		0	1	0	0	External Input, Gain = 32, Auto-Calibration	256			
1	0	1]			[1	1 0			0	1	0	1	External Input, Gain = 64, Auto-Calibration	-	
1	0	1]				[1	0		ny ction	0	1	1	0	External Input, Gain = 128, Auto-Calibration	
1	0	1]				[1	0		ode	0	1	1	1	External Input, Gain = 264 , Auto-Calibration	
1	0	1						1	0			1	0	0	0	External Input, Gain = 1, 2x Speed	
1	0	1		A	ny			1	0			1	0	0	1	External Input, Gain = 2, 2x Speed	
1	0	1]	In	pút			1	0			1	0	1	0	External Input, Gain = 4, 2x Speed	
1	0	1]	Cha	nnel		[1	0			1	0	1	1	External Input, Gain = 8, 2x Speed	
1	0	1]				[1	0			1	1	0	0	External Input, Gain = 16, 2x Speed	
1	0	1						1	0			1	1	0	1	External Input, Gain = 32, 2x Speed	
1	0	1]				[1	0			1	1	1	0	External Input, Gain = 64, 2x Speed	
1	0	1						1	0			1	1	1	1	External Input, Gain = 128, 2x Speed	
1	0	1					[1	0	0	0					External Input, Simultaneous 50Hz/60Hz Rejection	
1	0	1						1	0	0	1	Any		Any		External Input, 50Hz Rejection	
1	0	1]				[1	0	1	0	Speed		Gain		External Input, 60Hz Rejection	
1	0	1]				[1	0	1	1	Ī				Reserved, Do Not Use	
1	0	1					[1	1	0	0	Х	Х	Х	Х	Temperature Input, Simultaneous 50Hz/60Hz Rejection	
1	0	1					[1	1	0	1	Х	Х	Х	Х	Temperature Input, 50Hz Rejection	
1	0	1					[1	1	1	0	Х	Х	Х	Х	Temperature Input, 60Hz Rejection	
1	0	1						1	1	1	1	Х	Х	Х	Х	Reserved, Do Not Use	



4

DIGITAL INPUTS AND DIGITAL OUTPUTS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. (Note 3)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
VIH	High Level Input Voltage (CS, f ₀ , SDI)	2.7V ≤ V _{CC} ≤ 5.5V (Note 18)	•	V _{CC} - 0.5			v
VIL	Low Level Input Voltage (CS, f ₀ , SDI)	$2.7V \le V_{CC} \le 5.5V$	•			0.5	v
VIH	High Level Input Voltage (SCK)	$2.7V \le V_{CC} \le 5.5V$ (Notes 10, 15)	•	V _{CC} - 0.5			V
VIL	Low Level Input Voltage (SCK)	$2.7V \le V_{CC} \le 5.5V$ (Notes 10, 15)	•			0.5	V
IIN	Digital Input Current (CS, f0, SDI)	$0V \le V_{IN} \le V_{CC}$	•	-10		10	μA
IIN	Digital Input Current (SCK)	$0V \le V_{IN} \le V_{CC}$ (Notes 10, 15)	•	-10		10	μA
CIN	Digital Input Capacitance (CS, f0, SDI)				10		pF
CIN	Digital Input Capacitance (SCK)	(Notes 10, 17)			10		pF
V _{OH}	High Level Output Voltage (SDO)	I ₀ = -800μA	•	V _{CC} - 0.5			v
VOL	Low Level Output Voltage (SDO)	I ₀ = 1.6mA	•			0.4	V
V _{OH}	High Level Output Voltage (SCK)	I ₀ = -800µA (Notes 10, 17)	•	V _{CC} - 0.5			V
V _{OL}	Low Level Output Voltage (SCK)	I ₀ = 1.6mA (Notes 10, 17)	•			0.4	v
loz	Hi-Z Output Leakage (SDO)		•	-10		10	μA

POWER REQUIREMENTS The • denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. (Note 3)

		,					
SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	1
V _{CC}	Supply Voltage		٠	2.7		5.5	
Icc	Supply Current	Conversion Current (Note 12) Sleep Mode (Note 12)	•		160 1	275 2	

DIGITAL INPUTS AND DIGITAL OUTPUTS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. (Note 3)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
f _{EOSC}	External Oscillator Frequency Range	(Note 16)	٠	10	1000	4000	kHz
t _{HEO}	External Oscillator High Period		٠	0.125		100	μs
t _{LEO}	External Oscillator Low Period		٠	0.125		100	μs
tconv	Conversion Time	Simultaneous 50/60Hz External Oscillator	•	144.1	146.9 41036/f _{EOSC} (in kHz)	149.9	ms ms
fisck	Internal SCK Frequency	Internal Oscillator (Note 10) External Oscillator (Notes 10, 11)			38.4 f _{EOSC} /8		kHz kHz
DISCK	Internal SCK Duty Cycle	(Note 10)	٠	45		55	%
fesck	External SCK Frequency Range	(Note 10)	٠			4000	kHz
t _{lesck}	External SCK Low Period	(Note 10)	٠	125			ns
t _{HESCK}	External SCK High Period	(Note 10)	٠	125			ns
tdout_isck	Internal SCK 24-Bit Data Output Time	Internal Oscillator External Oscillator	•	0.61	0.625 192/f _{EOSC} (in kHz)	0.64	ms ms
t _{DOUT_ESCK}	External SCK 24-Bit Data Output Time	(Note 10)			24/f _{ESCK} (in kHz)		ms

UNITS ۷ μA μA



The LTC2496 input measurement range is -0.5*VREF to +0.5*VREF in both differential and single-ended configurations as shown in Figure 29. Highest linearity is achieved with Fully Differential drive and a constant common-mode voltage (Figure 29b). Other drive schemes may incur an INL error of approximately 50ppm. This error can be calibrated out using a three point calibration and a second-order curve fit.

LTC2496

APPLICATIONS INFORMATION

front end. A proprietary front end passive sampling network transparently removes the differential input current. This enables external RC networks and high impedance sensors to directly interface to the LTC2496 without external amplifiers. The remaining common mode input current is eliminated by either balancing the differential input impedances or setting the common mode input equal to the common mode reference (see Automatic Differential Input Current Cancellation Section). This unique architecture does not require on-chip buffers thereby enabling signals to swing beyond ground or up to V_{CC} . Moreover, the cancellation does not interfere with the transparent offset and full-scale auto-calibration and the absolute accuracy (full-scale + offset + linearity + drift) is maintained even with external RC networks.

Power-Up Sequence

The LTC2496 automatically enters an internal reset state when the power supply voltage V_{CC} drops below approximately 2V. This feature guarantees the integrity of the conversion result, input channel selection, and serial clock mode.

When V_{CC} rises above this threshold, the converter creates an internal power-on-reset (POR) signal with a duration of approximately 4ms. The POR signal clears all internal registers. The conversion immediately following a POR cycle is performed on the input channel IN⁺ = CH0, IN⁻ = CH1. The first conversion following a POR cycle is accurate within the specification of the device if the power supply voltage is restored to (2.7V to 5.5V) before the end of the POR interval. A new input channel, can be programmed into the device during this first data input/output cycle.

Reference Voltage Range

This converter accepts a truly differential external reference voltage. The absolute/common mode voltage range for REF⁺ and REF⁻ pins covers the entire operating range of the device (GND to V_{CC}). For correct converter operation, V_{REF} must be positive (REF⁺ > REF⁻)

The LTC2496 differential reference input range is 0.1V to V_{CC}. For the simplest operation, REF⁺ can be shorted

to V_{CC} and REF⁻ can be shorted to GND. The converter output noise is determined by the thermal noise of the front end circuits. Since the transition noise is well below 1LSB (0.02LSB), a decrease in reference voltage will proportionally improve the converter's effective resolution and improve the INL.

Input Voltage Range


The analog input is truly differential with an absolute, common mode range for CH0 to CH15 and COM input pins extending from GND – 0.3V to V_{CC} + 0.3V. Outside these limits, the ESD projection devices begin to turn on and the errors due to input leakage current increase rapidly. Within these limits, the LTC2496 converts the bipolar differential input signal V_{IN} = IN⁺ + IN⁻ (where IN⁺ and IN⁻ are the selected input channels), from -FS = -0.5 • V_{REF} to +FS = 0.5 • V_{REF} where V_{REF} = REF⁺ - REF⁻. Outside this range, the converter indicates the over range or the under range condition using distinct output codes.

Signals applied to the input (CH0 to CH15, COM) may extend 300mV below ground and above V_{CC} . In order to limit any fault current, resistors of up to 5k may be added in series with the input. The effect of series resistance on the converter accuracy can be evaluated from the curves presented in the Input Current/Reference Current sections. In addition, series resistors will introduce a temperature dependent error due to input leakage current. A 1nA input leakage current will develop a 1ppm offset error on a 5k resistor if V_{REF} = 5V. This error has a very strong temperature dependency.

MUXOUT/ADCIN

The output of the multiplexer (MUXOUT) and the input to the ADC (ADCIN) can be used to perform input signal conditioning on any of the selected input channels or simply shorted together for direct digitization. If an external amplifier is used, the LTC2496 automatically calibrates both the offset and drift of this circuit and the Easy Drive sampling scheme enables a wide variety of amplifiers to be used.





DIGITAL INPUTS AND DIGITAL OUTPUTS The • denotes the specifications which apply over the

full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. (Note 3)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
feosc	External Oscillator Frequency Range	(Note 16)	٠	10	100	0 4000	kHz
t _{HEO}	External Oscillator High Period		•	0.125		100	μs
t _{LEO}	External Oscillator Low Period		•	0.125		100	μs
t _{conv}	Conversion Time	Internal Oscillator External Oscillator (Note 10)	•	144.1	146.9 41036/f _{EOSC} (in kHz)	149.9	ms ms

I²C TIMING CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. (Note 3, 15)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
f _{SCL}	SCL Clock Frequency		•	0		400	kHz
t _{HD(SDA)}	Hold Time (Repeated) Start Condition		•	0.6			μs
t _{LOW}	Low Period of the SCL Pin		•	1.3			μs
t _{HIGH}	High Period of the SCL Pin		•	0.6			μs
tsu(sta)	Set-Up Time for a Repeated Start Condition		•	0.6			μs
thd(dat)	Data Hold Time		•	0		0.9	μs
tsu(dat)	Data Set-Up Time		•	100			ns
tr	Rise Time for SDA Signals	(Note 14)	٠	20 + 0.1C _B		300	ns
t _f	Fall Time for SDA Signals	(Note 14)	٠	20 + 0.1C _B		300	ns
t _{SU(STO)}	Set-Up Time for Stop Condition		٠	0.6			μs

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: All voltage values are with respect to GND.

Note 3: V_{CC} = 2.7V to 5.5V unless otherwise specified.

 $V_{\text{REFCM}} = V_{\text{REF}}/2$, $F_{\text{S}} = 0.5V_{\text{REF}}$

 $V_{IN} = IN^+ - IN^-$, $V_{IN(CM)} = (IN^+ - IN^-)/2$,

where IN+ and IN- are the selected input channels.

Note 4: Use internal conversion clock or external conversion clock source with $f_{EOSC} = 307.2$ kHz unless otherwise specified.

Note 5: Guaranteed by design, not subject to test.

Note 6: Integral nonlinearity is defined as the deviation of a code from a straight line passing through the actual endpoints of the transfer curve. The deviation is measured from the center of the quantization band.

Note 7: fEOSC = 256kHz ±2% (external oscillator).

Note 8: f_{EOSC} = 307.2kHz ±2% (external oscillator).

Note 9: Simultaneous 50Hz/60Hz (internal oscillator) or $f_{EOSC} = 280$ kHz $\pm 2\%$ (external oscillator).

Note 10: The external oscillator is connected to the f_0 pin. The external oscillator frequency, f_{EOSC} , is expressed in kHz.

Note 11: The converter uses its internal oscillator.

Note 12: The output noise includes the contribution of the internal calibration operations.

Note 13: Guaranteed by design and test correlation.

Note 14: C_B = capacitance of one bus line in pF (10pF $\leq C_B \leq$ 400pF).

Note 15: All values refer to VIH(MIN) and VIL(MAX) levels.

Note 16: Refer to Applications Information section for performance versus data rate graphs.





The LTC2497 input measurement range is -0.5*VREF to +0.5*VREF in both differential and single-ended configurations as shown in Figure 28. Highest linearity is achieved with Fully Differential drive and a constant common-mode voltage (Figure 28b). Other drive schemes may incur an INL error of approximately 50ppm. This error can be calibrated out using a three point calibration and a second-order curve fit.

LTC2497

APPLICATIONS INFORMATION

common mode reference (see the Automatic Differential Input Current Cancellation section). This unique architecture does not require on-chip buffers, thereby enabling signals to swing beyond ground and V_{CC} . Moreover, the cancellation does not interfere with the transparent offset and full-scale auto-calibration and the absolute accuracy (full scale + offset + linearity + drift) is maintained even with external RC networks.

Power-Up Sequence

The LTC2497 automatically enters an internal reset state when the power supply voltage V_{CC} drops below approximately 2.0V. This feature guarantees the integrity of the conversion result and input channel selection.

When V_{CC} rises above this threshold, the converter creates an internal power-on-reset (POR) signal with a duration of approximately 4ms. The POR signal clears all internal registers. The conversion immediately following a POR cycle is performed on the input channel IN⁺ = CH0, IN⁻ = CH1. The first conversion following a POR cycle is accurate within the specification of the device if the power supply voltage is restored to (2.7V to 5.5V) before the end of the POR interval. A new input channel can be programmed into the device during this first data input/output cycle.

Reference Voltage Range

This converter accepts a truly differential, external reference voltage. The absolute/common mode voltage range for REF⁺ and REF⁻ pins covers the entire operating range of the device (GND to V_{CC}). For correct converter operation, V_{REF} must be positive (REF⁺ > REF⁻).

The LTC2497 differential reference input range is 0.1V to V_{CC} . For the simplest operation, REF⁺ can be shorted to V_{CC} and REF⁻ can be shorted to GND. The converter output noise is determined by the thermal noise of the front end circuits. Since the transition noise is well below 1LSB (0.02LSB), a decrease in reference voltage will proportionally improve the converter resolution and improve INL.

Input Voltage Range

The analog inputs are truly differential with an absolute, common mode range for the CH0-CH15 and COM input pins extending from GND – 0.3V to V_{CC} + 0.3V. Within these limits, the LTC2497 converts the bipolar differential input signal V_{IN} = IN⁺ – IN⁻ (where IN⁺ and IN⁻ are the selected input channels), from – FS = – 0.5 • V_{REF} to + FS = 0.5 • V_{REF} where V_{REF} = REF⁺ - REF⁻. Outside this range, the converter indicates the overrange or the underrange condition using distinct output codes (see Table 1).


Signals applied to the input (CH0-CH15, COM) may extend 300mV below ground and above V_{CC} . In order to limit any fault current due to input ESD leakage current, resistors of up to 5k may be added in series with the input. The effect of series resistance on the converter accuracy can be evaluated from the curves presented in the Input Current/Reference Current sections. In addition, series resistors will introduce a temperature dependent error due to input leakage current. A 1nA input leakage current will develop a 1ppm offset error on a 5k resistor if $V_{REF} = 5V$. This error has a very strong temperature dependency.

MUXOUT/ADCIN

The outputs of the multiplexer (MUXOUTP/MUXOUTN) and the inputs to the ADC (ADCINP/ADCINN) can be used to perform input signal conditioning on any of the selected input channels or simply shorted together for direct digitization. If an external amplifier is used, the LTC2497 automatically calibrates both the offset and drift of this circuit and the Easy Drive sampling scheme enables a wide variety of amplifiers to be used.

In order to achieve optimum performance, if an external amplifier is not used, short these pins directly together (ADCINP to MUXOUTP and ADCINN to MUXOUTN) and minimize their capacitance to ground.





DIGITAL INPUTS AND DIGITAL OUTPUTS The • denotes the specifications which apply over the

full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. (Note 3)

SYMBOL PARAMETER CONDITIONS UNITS MIN TYP MAX External Oscillator Frequency Range (Note 16) • 10 4000 kHz TEOSC 100 External Oscillator High Period • 0.125 50 tHEO μs • External Oscillator Low Period 0.125 50 tLEO μs Conversion Time for 1x Speed Mode 50Hz Mode • 157.2 160.3 163.5 ms tCONV 1 60Hz Mode 131 133.6 136.3 ms Simultaneous 50/60Hz Mode 144.1 146.9 149.9 . ms External Oscillator 41036/fEOSC (in kHz) ms Conversion Time for 2x Speed Mode 50Hz Mode . 787 80.3 81.9 tCONV_2 ms 60Hz Mode 65.6 66.9 68.2 ms . Simultaneous 50/60Hz Mode . 72.2 73.6 75.1 ms External Oscillator 20556/f_{EOSC} (in kHz) ms **f**ISCK Internal SCK Frequency Internal Oscillator (Note 10) 38.4 kH₇ External Oscillator (Notes 10, 11) fEOSC/8 kHz % DISCK Internal SCK Duty Cycle (Note 10) • 45 55 External SCK Frequency Range (Note 10) . 4000 kHz **f**ESCK External SCK LOW Period (Note 10) 125 • ns t_{lesck} External SCK High Period 125 (Note 10) . ns **t**HESCK Internal SCK 32-Bit Data Output Time Internal Oscillator 0.81 0.83 0.85 • ms tDOUT_ISCK External Oscillator 256/fEOSC (in kHz) ms External SCK 32-Bit Data Output Time (Note 10) 32/fESCK (in kHz) tDOUT_ESCK ms CS↓ to SDO Low tı 0 200 ns t2 CS† to SDO Hi-Z . 0 200 ns 0 Internal SCK Mode 200 CS↓ to SCK↑ . ns tg CS↓ to SCK↑ External SCK Mode • 50 t4 ns SCK1 to SDO Valid • **t**KOMAX 200 ns SDO Hold After SCK • (Note 5) 15 ns t_{komin} 50 SCK Set-Up Before CS↓ . ns t₅ SCK Hold After CS1 • 50 t₆ ns t7 SDI Setup Before SCK1 (Note 5) • 100 ns to SDI Hold After SCK[↑] (Note 5) . 100 ns

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime. Note 2: All voltage values are with respect to GND.

Note 3: V_{CC} = 2.7V to 5.5V unless otherwise specified.

 $V_{\text{REFCM}} = V_{\text{REF}}/2$, $F_{\text{S}} = 0.5V_{\text{REF}}$

 $V_{IN} = IN^+ - IN^-, V_{IN(CM)} = (IN^+ - IN^-)/2,$

where IN+ and IN- are the selected input channels.

Note 4: Use internal conversion clock or external conversion clock source with f_{EOSC} = 307.2kHz unless other wise specified.

Note 5: Guaranteed by design, not subject to test.

Note 6: Integral nonlinearity is defined as the deviation of a code from a straight line passing through the actual endpoints of the transfer curve. The deviation is measured from the center of the quantization band.

Note 7:50Hz mode (internal oscillator) or f_{EOSC} = 256kHz ±2% (external oscillator). Note 8: 60Hz mode (internal oscillator) or f_{EOSC} = 307.2kHz ±2% (external oscillator).

Note 9: Simultaneous 50Hz/60Hz mode (internal oscillator) or $f_{EOSC} = 280$ kHz ±2% (external oscillator).



Note 10: The SCK can be configured in external SCK mode or internal SCK mode. In external SCK mode, the SCK pin is used as a digital input and the driving clock is f_{ESCK} . In the internal SCK mode, the SCK pin is used as a digital output and the output clock signal during the data output is f_{ISCK} . Note 11: The external oscillator is connected to the f_0 pin. The external oscillator frequency, f_{EOSC} , is expressed in kHz.

Note 12: The converter uses its internal oscillator.

Note 13: The output noise includes the contribution of the internal calibration operations.

Note 14: Guaranteed by design and test correlation.

Note 15: The converter is in external SCK mode of operation such that the SCK pin is used as a digital input. The frequency of the clock signal driving SCK during the data output is f_{ESCK} and is expressed in Hz.

Note 16: Refer to Applications Information section for performance vs data rate graphs.

Note 17: The converter is in internal SCK mode of operation such that the SCK pin is used as a digital output.

Note 18: For V_{CC} < 3V, V_{IH} is 2.5V for Pin f_0 .

The LTC2498 input measurement range is -0.5*VREF to +0.5*VREF in both differential and single-ended configurations as shown in Figure 39. Highest linearity is achieved with Fully Differential drive and a constant common-mode voltage (Figure 39b). Other drive schemes may incur an INL error of approximately 50ppm. This error can be calibrated out using a three point calibration and a second-order curve fit.

LTC2498

APPLICATIONS INFORMATION

enables external RC networks and high impedance sensors to directly interface to the LTC2498 without external amplifiers. The remaining common mode input current is eliminated by either balancing the differential input impedances or setting the common mode input equal to the common mode reference (see the Automatic Differential Input Current Cancellation section). This unique architecture does not require on-chip buffers thereby enabling signals to swing beyond ground or up to V_{CC}. Moreover, the cancellation does not interfere with the transparent offset and full-scale auto-calibration and the absolute accuracy (full-scale + offset + linearity + drift) is maintained even with external RC networks.

Power-Up Sequence

The LTC2498 automatically enters an internal reset state when the power supply voltage V_{CC} drops below approximately 2V. This feature guarantees the integrity of the conversion result, input channel selection, and serial clock mode.

When V_{CC} rises above this threshold, the converter creates an internal power-on reset (POR) signal with a duration of approximately 4ms. The POR signal clears all internal registers. The conversion immediately following a POR cycle is performed on the input channel IN⁺ = CH0, IN⁻ = CH1, simultaneous 50Hz/60Hz rejection and 1x output rate. The first conversion following a POR cycle is accurate within the specification of the device if the power supply voltage is restored to (2.7V to 5.5V) before the end of the POR interval. A new input channel, rejection mode, speed mode, or temperature selection can be programmed into the device during this first data input/output cycle.

Reference Voltage Range

This converter accepts a truly differential external reference voltage. The absolute/common mode voltage range for REF⁺ and REF⁻ pins covers the entire operating range of the device (GND to V_{CC}). For correct converter operation, V_{REF} must be positive (REF⁺ > REF⁻)

The LTC2498 differential reference input range is 0.1V to V_{CC}. For the simplest operation, REF⁺ can be shorted to V_{CC} and REF⁻ can be shorted to GND. The converter output noise is determined by the thermal noise of the front



end circuits, and as such, its value in nanovolts is nearly constant with reference voltage. A decrease in reference voltage will not significantly improve the converter's effective resolution. On the other hand, a decreased reference will improve the converter's overall INL performance.

Input Voltage Range

The analog input is truly differential with an absolute, common mode range for CH0 to CH15 and COM input pins extending from GND – 0.3V to V_{CC} + 0.3V. Outside these limits, the ESD projection devices begin to turn on and the errors due to input leakage current increase rapidly. Within these limits, the LTC2498 converts the bipolar differential input signal $V_{IN} = IN^+ + IN^-$ (where IN^+ and IN^- are the selected input channels), from –FS = –0.5 • V_{REF} to +FS = 0.5 • V_{REF} where $V_{REF} = REF^+ - REF^-$. Outside this range, the converter indicates the overrange or the underrange condition using distinct output codes.

Signals applied to the input (CH0 to CH15, COM) may extend 300mV below ground and above V_{CC} . In order to limit any fault current, resistors of up to 5k may be added in series with the input. The effect of series resistance on the converter accuracy can be evaluated from the curves presented in the Input Current/Reference Current sections. In addition, series resistors will introduce a temperature dependent error due to input leakage current. A 1nA input leakage current will develop a 1ppm offset error on a 5k resistor if V_{REF} = 5V. This error has a very strong temperature dependency.

MUXOUT/ADCIN

The output of the multiplexer (MUXOUT) and the input to the ADC (ADCIN) can be used to perform input signal conditioning on any of the selected input channels or simply shorted together for direct digitization. If an external amplifier is used, the LTC2498 automatically calibrates both the offset and drift of this circuit and the Easy Drive sampling scheme enables a wide variety of amplifiers to be used.

In order to achieve optimum performance, if an external amplifier is not used, short these pins directly together (ADCINP to MUXOUTP and ADCINN to MUXOUTN) and minimize their capacitance to ground.






Table 2. Output Data Format

Bit 31 EOC	Bit 30 DMY	Bit 29 SIG	Bit 28 MSB	Bit 27	Bit 26	Bit 25		Bit O
0	0	1	1	0	0	0		0
0	0	1	0	1	1	1		1
0	0	1	0	1	0	0		0
0	0	1/0***	0	0	1	1		1
0	0	1	0	0	0	0		0
0	0	0	1	1	1	1		1
0	0	0	1	1	0	0		0
0	0	0	1	0	1	1		1
0	0	0	1	0	0	0		0
0	0	0	0	1	1	1		∔ X**
	EOC 0	EOC DMY 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	EOC DMY SIG 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1/0*** 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	EOC DMY SIG MSB 0 0 1 1 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1/0*** 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 1	EOC DMY SIG MSB 0 0 1 1 0 0 0 1 0 1 0 0 1 0 1 0 0 1 0 1 0 0 1 0 1 0 0 1/0*** 0 0 0 0 1 0 0 0 0 1 1 0 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0	EOC DMY SIG MSB 0 0 1 1 0 0 0 0 1 1 0 0 0 0 1 0 1 1 0 0 1 0 1 1 0 0 1 0 1 0 0 0 1/0*** 0 0 1 0 0 1 0 0 0 0 0 1 1 1 1 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 1 0 1 0 0 0 1 0 0 0 0 0 1 0 0	EOC DMY SIG MSB 0 0 1 1 0 0 0 0 0 1 1 0 0 0 0 0 1 0 1 1 1 0 0 1 0 1 1 1 0 0 1 0 1 0 0 0 0 1 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 1 1 1 1 0 0 0 1 1 1 1 1 0 0 0 1 0 1 1 1 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0	EOC DMY SIG MSB Image: Constraint of the state of the sta

*The differential input voltage V_{IN} = IN+ – IN–. **The differential reference voltage V_{REF} = REF+ – REF–.

***The sign bit changes state during the 0 output code when the device is operating in the 2x speed mode.

****The underrange code is 0x0FFFFXXX in 2x mode

INPUT DATA FORMAT

18

The LTC2498 serial input word is 13 bits long and contains two distinct sets of data. The first set (SGL, ODD, A2, A1, A0) is used to select the input channel. The second set of data (IM, FA, FB, SPD) is used to select the frequency rejection, speed mode (1x, 2x), and temperature measurement.

After power-up, the device initiates an internal reset cycle which sets the input channel to CHO-CH1 ($IN^+=CHO$, $IN^-=CH1$), the frequency rejection to simultaneous 50Hz/60Hz, and 1x output rate (auto-calibration enabled). The first conversion automatically begins at power-up using this default configuration. Once the conversion is complete, a new word may be written into the device.

The first 3 bits shifted into the device consist of two preenable bits and one enable bit. As demonstrated in Figure 3, the first three bits shifted into the device enable the device configuration and input channel selection. Valid settings for these three bits are 000, 100 and 101. Other combinations should be avoided. If the first three bits are 000 or 100, the following data is ignored (don't care) and the previously selected input channel and configuration remain valid for the next conversion.

If the first 3 bits shifted into the device are 101, then the next 5 bits select the input channel for the next conversion cycle, see Table 3.

The first input bit following the 101 sequence (SGL) determines if the input selection is differential (SGL = 0) or single-ended (SGL = 1). For SGL = 0, two adjacent channels can be selected to form a differential input. For SGL = 1, one of 16 channels is selected as the positive input. The negative input is COM for all single ended operations. The remaining 4 bits (ODD, A2, A1, A0) determine which channel(s) is/are selected and the polarity (for a differential input).

The next serial input bit immediately following the input channel selection is the enable bit for the conversion configuration (EN2). If this bit is set to 0, then the next conversion is performed using the previously selected converter configuration. This is useful in systems using the same rejection/speed for all input channels and for backward compatibility with the LTC2418/LTC2414 families of delta sigma ADCs.

A new configuration can be loaded into the device by setting EN2 = 1, see Table 4. The first bit (IM) is used to select the internal temperature sensor. If IM = 1, the following conversion will be performed on the internal temperature sensor rather than the selected input channel. The next 2 bits (FA and FB) are used to set the rejection frequency. The final bit (SPD) is used to select either the 1x output rate if SPD = 0 (auto-calibration is enabled and the offset is continuously calibrated and removed from





DIGITAL INPUTS AND DIGITAL OUTPUTS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_{1} = 25^{\circ}C$ (Note 3)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
f _{EOSC}	External Oscillator Frequency Range	(Note 16)	•	10	100	0 4000	kHz
t _{HEO}	External Oscillator High Period		•	0.125		100	μs
t _{LEO}	External Oscillator Low Period		•	0.125		100	μs
tconv_1	Conversion Time for 1x Speed Mode	50Hz Mode 60Hz Mode Simultaneous 50Hz/60Hz Mode External Oscillator (Note 10)		157.2 131 144.1	160.3 133.6 146.9 41036/f _{EOSC} (in kHz)	163.5 136.3 149.9	ms ms ms
t _{conv_2}	Conversion Time for 2x Speed Mode	50Hz Mode 60Hz Mode Simultaneous 50Hz/60Hz Mode External Oscillator (Note 10)	•	78.7 65.6 72.2	80.3 66.9 73.6 20556/f _{EOSC} (in kHz)	81.9 68.2 75.1	ms ms ms ms

I²C TIMING CHARACTERISTICS The • denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}$ C. (Note 3, 15)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
f _{SCL}	SCL Clock Frequency		٠	0		400	kHz
t _{HD(SDA)}	Hold Time (Repeated) START Condition		٠	0.6			μs
tLOW	LOW Period of the SCL Pin		٠	1.3			μs
thigh	HIGH Period of the SCL Pin		٠	0.6			μs
tsu(sta)	Set-Up Time for a Repeated START Condition		٠	0.6			μs
t _{HD(DAT)}	Data Hold Time		٠	0		0.9	μs
t _{SU(DAT)}	Data Set-Up Time		٠	100			ns
tr	Rise Time for SDA Signals	(Note 14)	٠	20 + 0.1C _B		300	ns
t _f	Fall Time for SDA Signals	(Note 14)	٠	20 + 0.1C _B		300	ns
tsu(sto)	Set-Up Time for STOP Condition		٠	0.6			μs
t _{BUF}	Bus Free Time Between a Second START Condition		٠	1.3			μs

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: All voltage values are with respect to GND.

Note 3: Unless otherwise specified: V_{CC} = 2.7V to 5.5V

$$V_{REFCM} = V_{REF}/2$$
, $F_S = 0.5V_{REF}$

 $V_{IN} = IN^+ - IN^-, V_{IN(CM)} = (IN^+ - IN^-)/2,$

where IN⁺ and IN⁻ are the selected input channels.

Note 4: Use internal conversion clock or external conversion clock source with $f_{EOSC} = 307.2$ kHz unless otherwise specified.

Note 5: Guaranteed by design, not subject to test.

Note 6: Integral nonlinearity is defined as the deviation of a code from a straight line passing through the actual endpoints of the transfer curve. The deviation is measured from the center of the quantization band. Note 7: 50Hz mode (internal oscillator) or f_{EOSC} = 256kHz ±2% (external oscillator).

Note 8: 60Hz mode (internal oscillator) or $f_{EOSC} = 307.2$ kHz ±2% (external oscillator).

Note 9: Simultaneous 50Hz/60Hz mode (internal oscillator) or $f_{EOSC} = 280$ kHz ±2% (external oscillator).

Note 10: The external oscillator is connected to the f_0 pin. The external oscillator frequency, f_{EOSC} , is expressed in kHz.

Note 11: The converter uses its internal oscillator.

Note 12: The output noise includes the contribution of the internal calibration operations.

Note 13: Guaranteed by design and test correlation.

Note 14: C_B = capacitance of one bus line in pF (10pF $\leq C_B \leq$ 400pF).

Note 15: All values refer to $V_{IH(MIN)}$ and $V_{IL(MAX)}$ levels.

Note 16: Refer to Applications Information section for Performance vs Data Rate graphs.



The LTC2499 input measurement range is -0.5*VREF to +0.5*VREF in both differential and single-ended configurations as shown in Figure 38. Highest linearity is achieved with Fully Differential drive and a constant common-mode voltage (Figure 38b). Other drive schemes may incur an INL error of approximately 50ppm. This error can be calibrated out using a three point calibration and a second-order curve fit.

LTC2499

APPLICATIONS INFORMATION

cancellation does not interfere with the transparent offset and full-scale auto-calibration and the absolute accuracy (full scale + offset + linearity + drift) is maintained even with external RC networks.

Power-Up Sequence

The LTC2499 automatically enters an internal reset state when the power supply voltage V_{CC} drops below approximately 2.0V. This feature guarantees the integrity of the conversion result and input channel selection.

When V_{CC} rises above this threshold, the converter creates an internal power-on reset (POR) signal with a duration of approximately 4ms. The POR signal clears all internal registers. The conversion immediately following a POR cycle is performed on the input channel IN⁺ = CH0, IN⁻ = CH1 with simultaneous 50Hz/60Hz rejection and 1x output rate. The first conversion following a POR cycle is accurate within the specification of the device if the power supply voltage is restored to (2.7V to 5.5V) before the end of the POR interval. A new input channel, rejection mode, speed mode, or temperature selection can be programmed into the device during this first data input/output cycle.

Reference Voltage Range

This converter accepts a truly differential external reference voltage. The absolute/common mode voltage range for REF⁺ and REF⁻ pins covers the entire operating range of the device (GND to V_{CC}). For correct converter operation, V_{REF} must be positive (REF⁺ > REF⁻).

The LTC2499 differential reference input range is 0.1V to V_{CC}. For the simplest operation, REF⁺ can be shorted to V_{CC} and REF⁻ can be shorted to GND. The converter output noise is determined by the thermal noise of the front-end circuits and, as such, its value in nanovolts is nearly constant with reference voltage. A decrease in reference voltage will not significantly improve the converter's effective resolution. On the other hand, a decreased reference will improve the converter's overall INL performance.

Input Voltage Range

The analog inputs are truly differential with an absolute, common mode range for the CH0-CH15 and COM input pins extending from GND – 0.3V to V_{CC} + 0.3V. Outside these limits, the ESD protection devices begin to turn on and the errors due to input leakage current increase rapidly. Within these limits, the LTC2499 converts the bipolar differential input signal V_{IN} = IN⁺ – IN⁻ (where IN⁺ and IN⁻ are the selected input channels), from – FS = – 0.5 • V_{REF} to + FS = 0.5 • V_{REF} where V_{REF} = REF⁺ - REF⁻. Outside this range, the converter indicates the overrange or the underrange condition using distinct output codes (see Table 1).


Signals applied to the input (CH0-CH15, COM) may extend 300mV below ground and above V_{CC} . In order to limit any fault current, resistors of up to 5k may be added in series with the input. The effect of series resistance on the converter accuracy can be evaluated from the curves presented in the Input Current/Reference Current sections. In addition, series resistors will introduce a temperature dependent error due to input leakage current. A 1nA input leakage current will develop a 1ppm offset error on a 5k resistor if $V_{REF} = 5V$. This error has a very strong temperature dependency.

MUXOUT/ADCIN

The outputs of the multiplexer (MUXOUTP/MUXOUTN) and the inputs to the ADC (ADCINP/ADCINN) can be used to perform input signal conditioning on any of the selected input channels or simply shorted together for direct digitization. If an external amplifier is used, the LTC2499 automatically calibrates both the offset and drift of this circuit and the Easy Drive sampling scheme enables a wide variety of amplifiers to be used.

In order to achieve optimum performance, if an external amplifier is not used, short these pins directly together (ADCINP to MUXOUTP and ADCINN to MUXOUTN) and minimize their capacitance to ground.





matches the hard wired LTC2499's address (one of 27 pin-selectable addresses) the device is selected. When the device is addressed during the conversion state, it will not acknowledge R/W requests and will issue a NACK by leaving the SDA line HIGH. If the conversion is complete, the LTC2499 issues an ACK by pulling the SDA line LOW.

The LTC2499 has two registers. The output register (32 bits long) contains the last conversion result. The input register (16 bits long) sets the input channel, selects the temperature sensor, rejection mode, and speed mode.

DATA OUTPUT FORMAT

The output register contains the last conversion result. After each conversion is completed, the device automatically enters the sleep state where the supply current is reduced to 1µA. When the LTC2499 is addressed for a read operation, it acknowledges (by pulling SDA LOW) and acts as a transmitter. The master/receiver can read up to four bytes from the LTC2499. After a complete read operation (4 bytes), a new conversion is initiated. The device will NACK subsequent read operations while a conversion is being performed.

The data output stream is 32 bits long and is shifted out on the falling edges of SCL (see Figure 3a). The first bit is the conversion result sign bit (SIG) (see Tables 1 and 2). This bit is HIGH if $V_{IN} \ge 0$ and LOW if $V_{IN} < 0$ (where V_{IN} corresponds to the selected input signal IN⁺ - IN⁻). The second bit is the most significant bit (MSB) of the result. The first two bits (SIG and MSB) can be used to indicate over and under range conditions (see Table 2). If both bits are HIGH, the differential input voltage is equal to or above +FS. If both bits are set LOW, the input voltage is below -FS. The function of these bits is summarized in Table 2. The 24 bits following the MSB bit are the conversion result in binary two's, complement format. The remaining six bits are sub LSBs below the 24-bit level.

As long as the voltage on the selected input channels (IN+ and IN⁻) remains between -0.3V and V_{CC} + 0.3V (absolute maximum operating range) a conversion result is generated for any differential input voltage V_{IN} from -FS = -0.5 V_{RFF} to +FS = 0.5 • V_{RFF}. For differential input voltages greater than +FS, the conversion result is clamped to the value corresponding to +FS. For differential input voltages below -FS, the conversion result is clamped to the value -FS - 1LSB.

DIFFERENTIAL INPUT VOLTAGE Vin*	BIT 31 SIG	BIT 30 MSB	BIT 29	BIT 28	BIT 27	 BIT 6 LSB	BITs 5-0 Sub LSBs
V _{IN} * ≥ FS**	1	1	0	0	0	 0	00000
FS** – 1LSB	1	0	1	1	1	 1	XXXXX
0.5 • FS**	1	0	1	0	0	 0	XXXXX
0.5 • FS** – 1LSB	1	0	0	1	1	 1	XXXXX
0	1/0†	0	0	0	0	 0	XXXXX
-1LSB	0	1	1	1	1	 1	XXXXX
–0.5 • FS**	0	1	1	0	0	 0	XXXXX
–0.5 • FS** – 1LSB	0	1	0	1	1	 1	XXXXX
-FS**	0	1	0	0	0	 0	XXXXX
V _{IN} * < -FS**	0	0	1	1	1	 + X	11111 XX

Table 1 Output Data Format

The differential input voltage V_{IN} = IN – IN*. **The full-scale voltage FS = 0.5 • V_{REF}. Sub LSBs are below the 24-bit level. They may be included in averaging, or discarded without loss of resolution. [†]The sign bit changes state during the 0 output code when the device is operating in the 2x speed mode.

***The underrange code is 0x3FFFFXXX in 2x mode



2499fd