CHANGE NOTIFICATION



November 12, 2013

Dear Sir/Madam: PCN# 111213

Subject: Notification of Change to LTC2978A Datasheet

Please be advised that Linear Technology Corporation has made a minor change to the LTC2978A Datasheet specification in order to improve device manufacturability. The changes are as mentioned below and shown on the attached page of the marked up datasheet.

ADC Characteristics

The ADC Characteristics were changed to specify only Total Unadjusted Error (TUE) rather than a combination of TUE, Gain Error, Offset, and INL. TUE is directly related to Gain Error, Offset, and INL by the following formula:

TUE (%) = Gain Error (%) + 100 * (INL + Offset) / Vin

The resulting, combined TUE spec is simpler and still provides the same information and the same performance guarantee in a system, while helping to improve yield and test time. In addition, the voltage condition at which TUE is specified was lowered from 1.8V to 1V. This guarantees an overall more accurate part:

1.8V * 0.25% = 4.5mV 1.0V * 0.25% = 2.5mV

Finally, this change makes all devices in the LTC Power System Manager family consistent by updating the LTC2978A and LTC2977 EC tables to match the LTC2974.

VOUT Enable, VIN Enable, and AUXFAULTB Output Characteristics

The Output High Voltage minimum was lowered to 10V. On certain process corners, the internal leakage currents were high enough to prevent the internal charge pump from reaching the minimum specified voltage. The minimum limit was lowered to accommodate these process corners. In most applications, these pins are externally pulled-up to 3.3V and this specification does not apply.

DAC Soft-Connect Comparator Offset

The EC table was clarified by adding test conditions to the original specification. Also, additional conditions were added to provide offset values more relevant to real applications. This specification only indicates the accuracy of the soft-connect algorithm, not the ability of the part to trim the output accurately. The effect of this offset on the output of the POL when the DAC connects is attenuated by the VDAC resistor and the feedback network. The trim accuracy is determined solely by the ADC accuracy.

The product die and the build sheet remain unchanged. A redlined datasheet characteristics table is attached. The product shipped after January 14th, 2014 will be tested to the new limits.

Should you have any further questions, please feel free to contact me at 408-432-1900 ext. 2077, or by email	at
ASON.HU@LINEAR.COM. If I do not hear from you by January 13th, 2014, we will consider this change to be	е
pproved by your company.	

Sincerely,

Jason Hu Quality Assurance Engineer **ELECTRICAL CHARACTERISTICS** The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_J = 25^{\circ}C$. $V_{PWR} = V_{IN}$ $_{SNS} = 12V$, V_{DD33} , V_{DD25} , REFP and REFM pins floating, unless otherwise indicated. $C_{VDD33} = 100$ nF, $C_{VDD25} = 100$ nF and $C_{REF} = 100$ nF.

SYMBOL	PARAMETER CONDITIONS			MIN	TYP	MAX	UNITS
Power-Supply	Characteristics						
V _{PWR}	V _{PWR} Supply Input Operating Range		•	4.5		15	V
I _{PWR}	V _{PWR} Supply Current	4.5V ≤ V _{PWR} ≤ 15V, V _{DD33} Floating	•		10	13	mA
I _{VDD33}	V _{DD33} Supply Current	$3.13V \le V_{DD33} \le 3.47V, V_{PWR} = V_{DD33}$	•		10	13	mA
V _{UVLO_VDD33}	V _{DD33} Undervoltage Lockout	V _{DD33} Ramping Up, V _{PWR} = V _{DD33}	•	2.35	2.55	2.8	V
	V _{DD33} Undervoltage Lockout Hysteresis				120		mV
V _{DD33}	Supply Input Operating Range	$V_{PWR} = V_{DD33}$	•	3.13		3.47	V
	Regulator Output Voltage	4.5V ≤ V _{PWR} ≤ 15V	•	3.13	3.26	3.47	V
	Regulator Output Short-Circuit Current	V _{PWR} = 4.5V, V _{DD33} = 0V	•	75	90	140	mA
V _{DD25}	Regulator Output Voltage	3.13V ≤ V _{DD33} ≤ 3.47V	•	2.35	2.5	2.6	V
	Regulator Output Short-Circuit Current	V _{PWR} = V _{DD33} = 3.47V, V _{DD25} = 0V	•	30	55	80	mA
t _{INIT}	Initialization Time	Time from V _{IN} Applied Until the TON_DELAY Timer Starts			135		ms
Voltage Refer	ence Characteristics						
V _{REF}	Output Voltage	$V_{REF} = V_{REFP} - V_{REFM}$, $0 < I_{REFP} < 100 \mu A$			1.232		V
	Temperature Coefficient		П		3		ppm/°C
	Hysteresis	(Note 3)			100		ppm
ADC Characte	ristics						
V _{IN_ADC}	Voltage Sense Input Range	Differential Voltage: V _{IN_ADC} = (V _{SENSEPn} - V _{SENSEMn})	•	0		6	V
		Single-Ended Voltage: V _{SENSEMn}	•	-0.1		0.1	V
	Current Sense Input Range (Odd	Single-Ended Voltage: VSENSEPI, VSENSEMII	•	-0.1		6	V
	Numbered Channels Only)	Differential Voltage: V _{IN_ADC}	•	-170		170	mV
N_ADC	Voltage Sense Resolution (Uses L16 Format)	0V ≤ V _{IN_ADC} ≤ 6V			122		μV/LSB
	Current Sense Resolution (Odd Numbered Channels Only)	0mV \leq V _{IN_ADC} < 16mV (Note 11) 16mV \leq V _{IN_ADC} < 32mV 32mV \leq V _{IN_ADC} < 63.9mV 63.9mV \leq V _{IN_ADC} < 127.9mV 127.9mV \leq V _{IN_ADC}			15.625 31.25 62.5 125 250		μV/LSB μV/LSB μV/LSB μV/LSB μV/LSB
TUE_ADC_ VOLT_SNS	Total Unadjusted Error	Voltage Sense Mode V _{IN_ADC} ≥ 1V	•	ı	-	±0.25	% of Reading
		Voltage Sense Mode 0 ≤ V _{IN_ADC} ≤ 1V	•			±2.5	m۷
TUE_ADC_ CURR_SNS	Total Unadjusted Error	Current Sense Mode, Odd Numbered Channels Only, 20mV ≤ V _{IN. ADC} ≤ 170mV	•	1		±0.7	% of Reading
	I	Current Sense Mode, Odd Numbered Channels Only, V _{IN-ADC} ≤ 20mV	•	- 1	•	140	ĮV
V _{OS_ADC}	Offset Error	Current Sense Mode, Odd Numbered Channels Only	•	- 1	•	±35	μV
t _{conv_adc}	Conversion Time	Voltage Sense Mode (Note 4)			6.15		ms
		Current Sense Mode (Note 4)			24.6		ms
		Temperature Input (Note 4)	П		24.6		ms
t _{update_adc}	Maximum Update Time	Odd Numbered Channels in Current Sense Mode (Note 4)			160		ms

5



ELECTRICAL CHARACTERISTICS The ullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_J = 25^{\circ}C$. $V_{PWR} = V_{IN_SNS} = 12V$; V_{DD33} , V_{DD25} , REFP and REFM pins floating, unless otherwise indicated. $C_{VDD33} = 100$ nF, $C_{VDD25} = 100$ nF and $C_{REF} = 100$ nF.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
DAC Soft-Con	nect Comparator Characteristics						
V _{OS_CMP}	Offset Voltage	V _{DACPn} = 0.2V	•	_	±1	±18	m\
		V _{DACPn} = 1.3V	•	_	±2	±26	m\
		V _{DACPn} = 2.65V	•		±3	±52	m\
Temperature	Sensor Characteristics						
TUE_TS	Total Unadjusted Error				±1		°C
V _{OUT} Enable (Output (V _{OUT_EN} [3:0]) Characteristics						
V _{VOUT_ENn}	Output High Voltage (Note 10)	$I_{VDUT_ENn} = -5\mu A$, $V_{DD33} = 3.3V$	•	10	12.5	14.7	\
I _{VOUT_ENn}	Output Sourcing Current	V_{VOUT_ENn} Pull-Up Enabled, $V_{VOUT_ENn} = 1V$	•	-5	-6	-8	μA
	Output Sinking Current	Strong Pull-Down Enabled, V _{VOUT_ENn} = 0.4V	•	3	5	8	m/
		Weak Pull-Down Enabled, $V_{VOUT_EN\pi} = 0.4V$	•	33	50	60	μA
	Output Leakage Current	Internal Pull-Up Disabled, 0V ≤ V _{VOUT_ENn} ≤ 15V	•			±1	μА
V _{OUT} Enable (Output (V _{OUT_EN} [7:4]) Characteristics						
I _{VOUT_ENn}	Output Sinking Current	Strong Pull-Down Enabled, V _{OUT_ENn} = 0.1V	•	3	6	9	mA
	Output Leakage Current	$0V \le V_{VOUT_ENn} \le 6V$	•			±1	μА
V _{IN} Enable Ou	utput (V _{IN_EN}) Characteristics						
V _{VIN_EN}	Output High Voltage	$I_{VIN_EN} = -5\mu A, V_{DD33} = 3.3V$	•	10	12.5	14.7	V
I _{VIN_EN}	Output Sourcing Current	V _{IN_EN} Pull-Up Enabled, V _{VIN_EN} = 1V	•	-5	-6	-8	μА
	Output Sinking Current	$V_{VIN_EN} = 0.4V$	•	3	5	8	mA
	Leakage Current	Internal Pull-Up Disabled, 0V ≤ V _{VIN_EN} ≤ 15V	•			±1	μА
EEPROM Cha	racteristics						
Endurance	(Notes 6, 9)	$0^{\circ}\text{C} < \text{T}_{J} < 85^{\circ}\text{C}$ During EEPROM Write Operations	•	10,000			Cycles
Retention	(Notes 6, 9)	T _J < 85°C	•	10			Years
t _{mass_write}	Mass Write Operation Time (Note 7)	STORE_USER_ALL, 0°C < T _J < 85°C During EEPROM Write Operations	•		440	4100	ms
Digital Inputs	SCL, SDA, CONTROLO, CONTROL1, W	T/RESETB, FAULTBOO, FAULTBO1, FAULTB10,	FAU	LTB11, WP			
V _{IH}	High Level Input Voltage		•	2.1			V
V _{IL}	Low Level Input Voltage		•			1.5	V
V _{HYST}	Input Hysteresis				20		mV
I _{LEAK}	Input Leakage Current	$0\text{V} \leq \text{V}_{\text{PIN}} \leq 5.5\text{V}, \text{SDA}, \text{SCL}, \text{CONTROL} n$ Pins Only	•			±2	μА
		$0V \le V_{PIN} \le V_{DD33} + 0.3V$, FAULTB zn , WDI/RESETB, WP Pins Only	•			±2	μA
t _{SP}	Pulse Width of Spike Suppressed	FAULTBzn, CONTROLn Pins Only			10		μs
		SDA, SCL Pins Only			98		ns
t _{fault_min}	Minimum Low Pulse Width for Externally Generated Faults			110			ms
t _{RESETB}	Pulse Width to Assert Reset	V _{WDI/RESETB} ≤ 1.5V	•	300			μs
t _{WDI}	Pulse Width to Reset Watchdog Timer	V _{WDURESETB} ≤ 1.5V	•	0.3		200	μs

/ LINEAR