Notification Number: 20151012000		12000	Notifi	tification Date: 10/15,		5/2015	
Fitle: Datasheet update for DAC3484							
Customer Contact:	PCN Manager	:		Dept:	Quality Services		
Change Type:							
Assembly Site		Design		Wafer	Bump Site		
Assembly Process		🛛 Data Sheet		Wafer	Bump Mate	erial	
Assembly Materials		Part number chang	ge	Wafer	Bump Proc	ess	
Mechanical Specific	cation	Test Site		Wafer	Fab Site		
Packing/Shipping/I	Labeling	Test Process		Wafer Fab Materia		als	
				Wafer	Fab Proces	S	
		Notification Deta	ils				
Description of Change:							
Texas Instruments Inco	orporated is	announcing an informa	tion on	ly notification	on.		
_							
The product datasheet(s) is update	d as seen in the change	e revisio	on history b	elow:		
					7 Texas		
					TEXAS INSTRUM	ENTS	
DAC3484						41	
SLAS749D-MARCH 2011-REVISED S	SEPTEMBER 2015				www	ti.com	
						_	
Changes from Revision C (August 2012) to Revision D Page							
 Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Methods and Description and Apple Section Section, Layout section, Device and Documentation Support section, and 							
	Mechanical, Packaging, and Orderable Information section.						
	Added 196-ball 12x12mm BGA package to Description						
power up and initialization.	 Added additional operation requirement for SLEEP pin if SLEEP pin is set to logic HIGH before and during device power up and initialization. 						
 Added additional circuit cor 							
Added additional operation requirement for SLEEP pin if SLEEP pin is set to logic HIGH before and during device power up and initialization.							
		TYP value from 1.0 V to 0.8 V					
Changed the parameter na	me Single-Ende	d Swing Level to Single-Ended I	Input Leve	el to better reflec	t the		
-		ngle-ended voltage level					
Changed OSTRP/N Differential voltage TYP value from 1.0 V to 0.8 V							
-							
Changed Standard high swing note for <i>Electrical Characteristics – Digital Specifications</i>							
Added Minimum voltage note for <i>Electrical Characteristics – Digital Specifications</i>							
Added LMK0480x family to note for <i>Timing Requirements – Digital Specifications</i>							
Added text to Input FIFO section							
	Changed syncsel_fifoout(3:0) description in Input FIFO section to clarify the FIFO read pointer reset capture method and limitation					33	
Added Note to Input FIFO s	Added Note to Input FIFO section					33	
Added LMK0480x family to	Input FIFO sect	ion				33	
-	-	to clarify the latency limitation of					
		he Bypass Mode section to clari		-			
/	•		2 C		. –		

FRAME, and LVDS SYNC in FIFO Bypass Mode			35			
Added package information for LPF pin in PLL Mode section			37			
Changed table reference in FIR Filters section						
Added text to Data Pattern Checker section with	Added text to Data Pattern Checker section with additional operating recommendations.					
Added reference to application report in DAC348	4 Alarm Monitoring section		53			
Added note to Figure 80			54			
Added Unused LVDS Port Termination section			55			
 Changed information to Multi-Device Operation: Single Sync Source mode section to clarify the latency limitation of Single Sync Source Mode. 						
Changed Figure 90 to clarify the latency limitation of Single Sync Source Mode.			62			
Changed the NCO setting description in the Example Start-up Sequence Section to reflect the example register writes.			64			
Added A32 to A32 for DAC3484IRKD and N9 for DAC3484IZAY in register config3 bit 0 description			. 70			
Changed alarm_lparity to alarm_fparity in register config7			72			
Changed QMC offset registers to QMC correction registers in register config16			74			
Added SLEEP pin information to register config27 bit 11			77			
Changed 1.2VDIG to DIGVDD in register config27 bits 5:0			77			
Changed 1.2VCLK to CLKVDD in register config27 bits 5:0			77			
Added pin description for both packages in register config35			80			
Added reference to Digital Input Timing Specifications Table in register config36			. 80			
Added text to register config45 bit 0 description			81			
The datasheet number will be changing].					
Device Family	Change From:	Change To:	·			
DAC3484	SLAS749C	SLAS749D				
These changes may be reviewed at the	datasheet links provided.					

http://www.ti.com/product/dac3484

Reason for Change:

To more accurately reflect device characteristics.

Anticipated impact on Fit, Form, Function, Quality or Reliability (positive / negative):

No anticipated impact. This is a specification change announcement only. There are no changes to the actual device.

Changes to product identification resulting from this Notification:

None.

Product Affected:

DAC3484IRKD25	DAC3484IRKDT	DAC3484IZAYR	
DAC3484IRKDR	DAC3484IZAY		

For questions regarding this notice, e-mails can be sent to the regional contacts shown below or your local Field Sales Representative.

Location	E-Mail
USA	PCNAmericasContact@list.ti.com
Europe	PCNEuropeContact@list.ti.com
Asia Pacific	PCNAsiaContact@list.ti.com
Japan	PCNJapanContact@list.ti.com