

### STF33N60DM2

## N-channel 600 V, 0.110 Ω typ., 24 A MDmesh™ DM2 Power MOSFET in TO-220FP package

Datasheet - production data





Figure 1: Internal schematic diagram



#### **Features**

| Order code  | V <sub>DS</sub> @ T <sub>Jmax</sub> . | R <sub>DS(on)</sub> max. | ΙD   |
|-------------|---------------------------------------|--------------------------|------|
| STF33N60DM2 | 650 V                                 | 0.130 Ω                  | 24 A |

- Fast-recovery body diode
- Extremely low gate charge and input capacitance
- Low on-resistance
- 100% avalanche tested
- Extremely high dv/dt ruggedness
- Zener-protected

### **Applications**

Switching applications

### **Description**

This high voltage N-channel Power MOSFET is part of the MDmesh  $^{\text{TM}}$  DM2 fast recovery diode series. It offers very low recovery charge (Q<sub>rr</sub>) and time (t<sub>rr</sub>) combined with low R<sub>DS(on)</sub>, rendering it suitable for the most demanding high efficiency converters and ideal for bridge topologies and ZVS phase-shift converters.

**Table 1: Device summary** 

| Order code  | Marking  | Package  | Packing |
|-------------|----------|----------|---------|
| STF33N60DM2 | 33N60DM2 | TO-220FP | Tube    |

Contents STF33N60DM2

### Contents

| 1 | Electric | cal ratings                         | 3  |
|---|----------|-------------------------------------|----|
| 2 | Electric | cal characteristics                 | 4  |
|   | 2.1      | Electrical characteristics (curves) | 6  |
| 3 | Test cir | ·cuits                              | 8  |
| 4 | Packag   | e information                       | 9  |
|   | 4.1      | TO-220FP package information        | 10 |
| 5 | Revisio  | on history                          | 12 |

STF33N60DM2 Electrical ratings

# 1 Electrical ratings

Table 2: Absolute maximum ratings

| Symbol                         | Parameter  | Value      | Unit  |
|--------------------------------|--|------------|-------|
| V <sub>G</sub> s               | Gate-source voltage  | ±25        | V     |
| 1_                             | Drain current (continuous) at T <sub>case</sub> = 25 °C  | 24         | ^     |
| ID                             | Drain current (continuous) at T <sub>case</sub> = 100 °C   | 15.5       | Α     |
| I <sub>DM</sub> <sup>(1)</sup> | Drain current (pulsed)   | 96         | Α     |
| P <sub>TOT</sub>               | Total dissipation at T <sub>case</sub> = 25 °C   | 35         | W     |
| dv/dt <sup>(2)</sup>           | Peak diode recovery voltage slope  | 50         | V/ns  |
| dv/dt <sup>(3)</sup>           | MOSFET dv/dt ruggedness  | 50         | V/IIS |
| V <sub>ISO</sub>               | Insulation withstand voltage (RMS) from all three leads to external heat sink (t = 1 s; $T_C$ = 25 °C) | 2500       | V     |
| T <sub>stg</sub>               | Storage temperature range  | FF to 150  | °C    |
| Tj                             | Operating junction temperature range   | -55 to 150 |       |

#### Notes:

Table 3: Thermal data

| Symbol Parameter      |                                     | Value | Unit |
|-----------------------|-------------------------------------|-------|------|
| R <sub>thj-case</sub> | Thermal resistance junction-case    | 3.6   |      |
| R <sub>thj-amb</sub>  | Thermal resistance junction-ambient | 62.5  | °C/W |

**Table 4: Avalanche characteristics** 

| Symbol          | Parameter  | Value | Unit |  |
|-----------------|--|-------|------|--|
| I <sub>AR</sub> | Avalanche current, repetitive or not repetitive (Pulse width limited by T <sub>jmax</sub> )              |       |      |  |
| E <sub>AS</sub> | E <sub>AS</sub> Single pulse avalanche energy (starting $T_j = 25$ °C, $I_D = I_{AR}$ , $V_{DD} = 50$ V) |       | mJ   |  |

<sup>&</sup>lt;sup>(1)</sup> Pulse width is limited by safe operating area.

 $<sup>^{(2)}</sup>$  IsD ≤ 24 A, di/dt=900 A/ $\mu$ s; VDS peak < V(BR)DSS, VDD = 400 V.

 $<sup>^{(3)}</sup>$  V<sub>DS</sub>  $\leq 480$  V.

Electrical characteristics STF33N60DM2

### 2 Electrical characteristics

(T<sub>case</sub> = 25 °C unless otherwise specified)

Table 5: Static

| Symbol              | Parameter                             | Test conditions   | Min. | Тур.  | Max.  | Unit |
|---------------------|---------------------------------------|---|------|-------|-------|------|
| $V_{(BR)DSS}$       | Drain-source breakdown voltage        | $V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$  | 600  |       |       | V    |
|                     | Zero gate voltage drain current       | V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 600 V                                    |      |       | 1     |      |
| I <sub>DSS</sub>    |                                       | $V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V},$ $T_{case} = 125 \text{ °C}^{(1)}$ |      |       | 100   | μA   |
| Igss                | Gate-body leakage current             | $V_{DS} = 0 \text{ V}, V_{GS} = \pm 25 \text{ V}$                                 |      |       | ±10   | μΑ   |
| $V_{GS(th)}$        | Gate threshold voltage                | $V_{DS} = V_{GS}, I_{D} = 250 \mu A$  | 3    | 4     | 5     | V    |
| R <sub>DS(on)</sub> | Static drain-source on-<br>resistance | V <sub>GS</sub> = 10 V, I <sub>D</sub> = 12 A                                     |      | 0.110 | 0.130 | Ω    |

#### Notes:

Table 6: Dynamic

| Symbol           | Parameter                     | Test conditions   | Min. | Тур. | Max. | Unit |
|------------------|-------------------------------|---|------|------|------|------|
| Ciss             | Input capacitance             |   | -    | 1870 | -    |      |
| Coss             | Output capacitance            | $V_{DS} = 100 \text{ V}, f = 1 \text{ MHz},$                            | -    | 87   | -    | pF   |
| C <sub>rss</sub> | Reverse transfer capacitance  | $V_{GS} = 0 V$  | -    | 2    | -    | ρ.   |
| Coss eq. (1)     | Equivalent output capacitance | V <sub>DD</sub> = 480 V, V <sub>GS</sub> = 0 V                          | -    | 157  | -    | pF   |
| R <sub>G</sub>   | Intrinsic gate resistance     | f = 1 MHz, I <sub>D</sub> = 0 A   | -    | 4.5  | -    | Ω    |
| $Q_g$            | Total gate charge             | $V_{DD} = 480 \text{ V}, I_D = 24 \text{ A},$                           | -    | 43   | -    |      |
| Qgs              | Gate-source charge            | V <sub>GS</sub> = 10 V (see Figure 15:<br>"Test circuit for gate charge | -    | 9.8  | -    | nC   |
| $Q_{gd}$         | Gate-drain charge             | behavior")  | -    | 21   | -    |      |

#### Notes:

**Table 7: Switching times** 

| Symbol              | Parameter           | Test conditions   | Min. | Тур. | Max. | Unit |
|---------------------|---------------------|---|------|------|------|------|
| t <sub>d(on)</sub>  | Turn-on delay time  | V <sub>DD</sub> = 300 V, I <sub>D</sub> = 12 A  | -    | 17   | -    |      |
| tr                  | Rise time           | $R_G = 4.7 \Omega$ , $V_{GS} = 10 V$ (see Figure 14: "Test circuit for resistive load switching | -    | 8    | -    |      |
| t <sub>d(off)</sub> | Turn-off delay time |   | -    | 62   | -    | ns   |
| tf                  | Fall time           | times" and Figure 19: "Switching time waveform")  |      | 9    | 1    |      |

<sup>&</sup>lt;sup>(1)</sup>Defined by design, not subject to production test.

 $<sup>^{(1)}</sup>$  C<sub>oss eq.</sub> is defined as a constant equivalent capacitance giving the same charging time as C<sub>oss</sub> when V<sub>DS</sub> increases from 0 to 80% V<sub>DSS</sub>.

Table 8: Source-drain diode

| Symbol                          | Parameter                     | Test conditions  | Min. | Тур. | Max. | Unit |
|---------------------------------|-------------------------------|--|------|------|------|------|
| Isp                             | Source-drain current          |  | -    |      | 24   | Α    |
| I <sub>SDM</sub> <sup>(1)</sup> | Source-drain current (pulsed) |  | -    |      | 96   | Α    |
| V <sub>SD</sub> <sup>(2)</sup>  | Forward on voltage            | V <sub>GS</sub> = 0 V, I <sub>SD</sub> = 24 A  | ı    |      | 1.6  | ٧    |
| t <sub>rr</sub>                 | Reverse recovery time         | $I_{SD} = 24 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$                        | ı    | 120  |      | ns   |
| Qrr                             | Reverse recovery charge       | V <sub>DD</sub> = 60 V (see Figure 16: "Test circuit for inductive load                    | -    | 0.53 |      | μC   |
| I <sub>RRM</sub>                | Reverse recovery current      | switching and diode recovery times")   | 1    | 8.8  |      | А    |
| t <sub>rr</sub>                 | Reverse recovery time         | I <sub>SD</sub> = 24 A, di/dt = 100 A/μs,  | -    | 316  |      | ns   |
| Qrr                             | Reverse recovery charge       | $V_{DD} = 60 \text{ V}, T_j = 150 \text{ °C} \text{ (see}$<br>Figure 16: "Test circuit for | -    | 2.85 |      | μC   |
| I <sub>RRM</sub>                | Reverse recovery current      | inductive load switching and diode recovery times")  | -    | 18   |      | Α    |

#### Notes:

Table 9: Gate-source Zener diode

| Symbol        | Parameter                     | Test conditions                                     | Min. | Тур. | Max. | Unit |
|---------------|-------------------------------|---|------|------|------|------|
| $V_{(BR)GSO}$ | Gate-source breakdown voltage | $I_{GS} = \pm 250 \mu\text{A},  I_{D} = 0 \text{A}$ | ±30  | -    | -    | V    |

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.

<sup>&</sup>lt;sup>(1)</sup> Pulse width is limited by safe operating area.

 $<sup>^{(2)}</sup>$  Pulse test: pulse duration = 300  $\mu$ s, duty cycle 1.5%.

# 2.1 Electrical characteristics (curves)

Figure 2: Safe operating area GADG050720161544SOA Operation in this area is limited by R<sub>DS(on)</sub> 10 10 t<sub>p</sub>= 10µs t<sub>p</sub>= 100µs T<sub>i</sub>≤150 °C t<sub>p</sub>= 1ms 10<sup>0</sup> T<sub>o</sub>= 25°C single pulse t<sub>p</sub>= 10ms 10<sup>-1</sup>  $\overline{V}_{DS}(V)$ 10<sup>1</sup> 10<sup>2</sup>


Figure 4: Output characteristics


ID GIPD0211201515000CH
(A) V<sub>GS</sub> = 8V, 9V, 10V


50 7V

40 30 6V

10 5V
0 4 8 12 16 V<sub>DS</sub> (V)










Figure 9: Normalized gate threshold voltage vs temperature

V <sub>GS(th)</sub> GIPD021120151647VTH (norm.)

1.1

1.1

0.9

0.8

0.7

0.6

-75

-25

25

75

125

T <sub>J</sub>(°C)

Figure 10: Normalized on-resistance vs temperature

R<sub>DS(on)</sub> GIPD021120151654RON
(norm.)
2.2

1.8


1.4


1


0.6

0.2

-75
-25
25
75
125
T<sub>j</sub> (°C)







Test circuits STF33N60DM2

### 3 Test circuits

Figure 14: Test circuit for resistive load switching times

Figure 15: Test circuit for gate charge behavior


12 V 47 KΩ 11 KΩ


VGS 11 KΩ 100 Ω 1 LQ 100 Ω


VGS 11 KΩ 100 Ω 1 LQ 100 Ω

AM01468v1

Figure 16: Test circuit for inductive load switching and diode recovery times







57

## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

# 4.1 TO-220FP package information

Figure 20: TO-220FP package outline




Table 10: TO-220FP package mechanical data

| Dim  | ·    | mm   |      |
|------|------|------|------|
| Dim. | Min. | Тур. | Max. |
| A    | 4.4  |      | 4.6  |
| В    | 2.5  |      | 2.7  |
| D    | 2.5  |      | 2.75 |
| Е    | 0.45 |      | 0.7  |
| F    | 0.75 |      | 1    |
| F1   | 1.15 |      | 1.70 |
| F2   | 1.15 |      | 1.70 |
| G    | 4.95 |      | 5.2  |
| G1   | 2.4  |      | 2.7  |
| Н    | 10   |      | 10.4 |
| L2   |      | 16   |      |
| L3   | 28.6 |      | 30.6 |
| L4   | 9.8  |      | 10.6 |
| L5   | 2.9  |      | 3.6  |
| L6   | 15.9 |      | 16.4 |
| L7   | 9    |      | 9.3  |
| Dia  | 3    |      | 3.2  |

Revision history STF33N60DM2

## 5 Revision history

**Table 11: Document revision history** 

| Date        | Revision | Changes  |
|-------------|----------|--|
| 04-Sep-2014 | 1        | First release.   |
| 05-Jul-2016 | 2        | Document status promoted from preliminary to production data.  Updated title and features in cover page.  Updated Section 1: "Electrical ratings" and Section 2: "Electrical characteristics".  Added Section 2.1: "Electrical characteristics (curves)".  Minor text changes. |

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved