


# High efficiency digital input automotive quad power amplifier with built-in diagnostics features, 'start stop' compatible

Datasheet - production data



#### **Features**



- AEC-Q100 qualified
- 24-bit digital processing
- 115 dB dynamic range (A-weighted)
- SB-I (SB improved) high efficiency operation the highest 'non - class D' efficiency
- Parallel mode function availability
- High output power capability:
  - $-4 \times 27 \text{ W } 4 \Omega @ 14.4 \text{ V}, 1 \text{ kHz}, \text{THD} = 10\%$
  - $-4 \times 47 \text{ W } 2 \Omega @ 14.4 \text{ V}, 1 \text{ kHz}, \text{ THD} = 10\%$
- Flexible mode control:
  - Full I<sup>2</sup>C bus driving 1.8V/3.3V) with four addresses selectable (only for PowerSO36 package option)
  - Independent front/rear play/ mute
  - Selectable digital gains for very-low noise line-out function
  - Digital diagnostic with DC and AC load detections
- Start-stop compatibility (operation down to 6V)
- Sample rates: 44.1 kHz, 48 kHz, 96 kHz, 192 kHz
- Flexible serial data port (1.8 V / 3.3 V):
  - I<sup>2</sup>S standard, TDM 4Ch, TDM 8Ch, TDM 16ch (8+8ch)
- Offset detector
- Independent front/rear clipping detector

- Programmable diagnostic pin
- CMOS compatible enable pin
- Thermal protection
- Pop free in mute to play transitions and viceversa

#### Description

The TDA7803A is a single chip quad bridge amplifier in advanced BCD technology integrating: a full D/A converter, digital input for direct connection to I<sup>2</sup>S (or TDM) and powerful MOSFET output stages.

The integrated D/A converter allows the performance to reach an outstanding 115 dB S/N ratio with more than 110 dB of dynamic range.

Moreover the TDA7803A integrates an innovative high efficiency concept, optimized also for uncorrelated music signals. The device is designed to be compatible to battery modulation for class-G systems.

Thanks to this concept, the dissipated "output power" under average listening conditions can be reduced up to 50% when compared to the conventional class AB solutions.

The TDA7803A integrates also a programmable PLL that is able to lock at the input frequencies of 64\*Fs for all the input configurations.

The device is equipped with a full diagnostics array that communicates the status of each speaker through the I<sup>2</sup>C bus. The same I<sup>2</sup>C bus allows to control several configurations of the device.

The TDA7803A is able to play music down to 6 V supply voltage - so it is compatible with the so called 'start stop' battery profile recently adopted by several car makers (thus reducing the fuel consumption and the impact over the environment).

# **Contents**

1	Block diagram and pins description 8			
	1.1	Block diagram		
	1.2	Pins description		
2	Арр	lication diagrams		
3	Elec	trical specification		
	3.1	Absolute maximum ratings		
	3.2	Thermal data		
	3.3	Electrical characteristics		
	3.4	Electrical characteristics typical curves		
4	Ope	ration states		
	4.1	Standby state		
	4.2	ECO-mode state		
	4.3	Amplifier-mode state		
	4.4	Turn-on and permanent diagnostic		
5	Ope	ration compatibility vs. battery		
6	Fund	ctional description		
	6.1	Voltage regulators timing		
	6.2	Turn-on diagnostic description		
	6.3	Permanent diagnostic		
	6.4	AC diagnostic		
	6.5	Input offset detector		
	6.6	Double faults 32		
	6.7	Thermal protection		
	6.8	Voltage monitoring feature and ADC characteristics		
	6.9	Mute management		
		6.9.1 Auto-mute threshold		
		6.9.2 Mute and unmute commutation time		



	6.10	Class SBI - Improved high efficiency principle	35
	6.11	High power and parallel mode configuration	36
	6.12	Power on reset threshold	36
7	Addi	tional features	37
	7.1	Noise gating 3	37
	7.2	Tri-state mode	37
8	I <sup>2</sup> S a	nd TDM bus interface	8
	8.1	I <sup>2</sup> S and TDM input data frame format	38
	8.2	I <sup>2</sup> S input data format	39
	8.3	TDM input data format	39
	8.4	Timings requirements	11
	8.5	Group delay	12
9	I <sup>2</sup> C b	us interface	13
	9.1	Writing procedure	14
	9.2	Reading procedure	14
	9.3	Data validity	14
	9.4	Start and stop conditions	14
	9.5	Byte format	14
	9.6	Acknowledge	14
	9.7	Address selection	15
	9.8	I <sup>2</sup> C bus timings	15
10	l <sup>2</sup> C re	egisters	<b>1</b> 6
	10.1	Instruction byte	16
		10.1.1 IB0 - Subaddress "I0000000h" - default = "00000000"	46
		10.1.2 IB1 - Subaddress "I0000001h" - default = "00000000"	17
		10.1.3 IB2 - Subaddress "I0000010h" - default = "00000000"	48
		10.1.4 IB3 - Subaddress "I0000011h" - default = "00000000"	
		10.1.5 IB4 - Subaddress "I0000100h" - default = "00000000"	
		10.1.6 IB5 - Subaddress "I0000101h" - default = "00000000"	
		10.1.7 IB6 - Subaddress "I0000110h" - default = "00000000"	
		10.1.0 107 - Subaddiess 1000011111 - delault - 00000000	در



**Contents** 

	10.2	Data by	yte	. 54
		10.2.1	DB0 - Subaddress: "I0010000h"	. 54
		10.2.2	DB1 - Subaddress: "I0010001h" - Channel 1	. 55
		10.2.3	DB2 - Subaddress: "I0010010h" - Channel 2	. 56
		10.2.4	DB3 - Subaddress: "I0010011h" - Channel 3	. 57
		10.2.5	DB4 - Subaddress: "I0010100h" - Channel 4	. 58
		10.2.6	DB5 - Subaddress: "I0010101h"	. 59
		10.2.7	DB6 - Subaddress: "I0010110h"	. 60
		10.2.8	DB7 - Subaddress: "I0010111h" - Vcc level ADC conversion	. 60
11	Packa	age info	ormation	. 61
	11.1	Powers	SO-36 (slug up) package information	. 61
	11.2	Flexiwa	att 27 (vertical) package information	. 63
	11.3	Flexiwa	att 27 (SMD) package information	65
	11.4	Flexiwa	att 27 (horizontal) package information	. 67
	11.5	Packag	ge marking information	. 69
12	Orde	r codes		. 70
13	Revis	ion his	tory	. 71

TDA7803A List of tables

# List of tables

Table 1.	Flexiwatt27 pins description	. 9
Table 2.	PowerSO36 pins description	10
Table 3.	Absolute maximum ratings	12
Table 4.	Thermal data	12
Table 5.	Electrical characteristics	13
Table 6.	Start-up pulse typical timings (F <sub>s</sub> = 48 kHz)	28
Table 7.	Double faults priority	32
Table 8.	V <sub>CC</sub> value express by 8 bit with thermometric code	33
Table 9.	Transition play to mute strategy	34
Table 10.	Mute and unmute commutation time	35
Table 11.	System input frequencies	38
Table 12.	I <sup>2</sup> S interface timing	41
Table 13.	Group delay	42
Table 14.	Address threshold	45
Table 15.	I <sup>2</sup> C bus interface timing	
Table 16.	IB0 - Subaddress "I00000000h" - default = "00000000"	
Table 17.	IB1 - Subaddress "I0000001h" - default = "00000000"	
Table 18.	IB2 - Subaddress "I0000010h" - default = "00000000"	48
Table 19.	IB3 - Subaddress "I0000011h" - default = "00000000"	
Table 20.	IB4 - Subaddress "I0000100h" - default = "00000000"	50
Table 21.	IB5 - Subaddress "I0000101h" - default = "00000000"	
Table 22.	IB6 - Subaddress "I0000110h" - default = "00000000"	
Table 23.	IB7 - Subaddress "I0000111h" - default = "00000000"	
Table 24.	DB0 - Subaddress: "I0010000h"	54
Table 25.	DB1 - Subaddress: "I0010001h" - Channel 1	55
Table 26.	DB2 - Subaddress: "I0010010h" - Channel 2	56
Table 27.	DB3 - Subaddress: "I0010011h" - Channel 3	57
Table 28.	DB4 - Subaddress: "I0010100h" - Channel 4	58
Table 29.	DB5 - Subaddress: "I0010101h"	59
Table 30.	DB6 - Subaddress: "I0010110h"	60
Table 31.	DB7 - Subaddress: "I0010111h" - Vcc level ADC conversion	60
Table 32.	PowerSO-36 (slug up) package mechanical data	61
Table 33.	Flexiwatt 27 (vertical) package mechanical data	63
Table 34.	Flexiwatt 27 (SMD) package mechanical data	
Table 35.	Flexiwatt 27 (horizontal) package mechanical data	
Table 36.	Ordering information	
Table 37	Document revision history	



List of figures TDA7803A

# List of figures

Figure 1.	Block diagram (Flexiwatt27)	8
Figure 2.	Pins connection diagrams	8
Figure 3.	I <sup>2</sup> C bus mode application diagram (Flexiwatt))	11
Figure 4.	I <sup>2</sup> C bus mode application diagram (PowerSO)	11
Figure 5.	Quiescent current vs. supply voltage	
Figure 6.	Output power vs. supply voltage (4 $\Omega$ )	17
Figure 7.	Output power vs. supply voltage (2 Ω, STD mode)	
Figure 8.	Distortion vs. output power (4 $\Omega$ , STD mode)	
Figure 9.	Distortion vs. output power (4 $\Omega$ , SBI mode)	
Figure 10.	Distortion vs. output power (2 Ω, STD mode)	18
Figure 11.	Distortion vs. output power (2 Ω, SBI mode)	
Figure 12.	Distortion vs. frequency (4 Ω)	
Figure 13.	Distortion vs. frequency (2 Ω)	
Figure 14.	Distortion vs. output power (4 $\Omega$ , Vs = 6 V)	
Figure 15.	Distortion vs. output power $(2 \Omega, Vs = 6 V)$	
Figure 16.	Distortion vs. output voltage (LD-Gv2)	
Figure 17.	Distortion vs. output voltage (LD-Gv3)	
Figure 18.	Distortion vs. output voltage (LD-Gv4)	
Figure 19.	Output attenuation vs. Vs	
Figure 20.	Crosstalk vs. frequency (STD mode)	
Figure 21.	Crosstalk vs. frequency (SBI mode)	
Figure 22.	Supply voltage rejection vs. frequency	
Figure 23.	Total power dissipation & efficiency vs. Po (4 Ω, STD, Sine)	
Figure 24.	Total power dissipation & efficiency vs. Po (4 Ω, SBI, Sine)	
Figure 25.	Total power dissipation & efficiency vs. Po (2 Ω, SBI, Sine)	
Figure 26.	Power dissipation vs. average Po (audio program simulation, $4 \Omega$ )	
Figure 27.	Power dissipation vs. average Po (audio program simulation, $2 \Omega$ )	
Figure 28.	ITU R-ARM frequency response, weighting filter for transient pop	
Figure 29.	State diagram	
Figure 30.	Operation compatibility vs. battery	
Figure 31.	Soft short diagnostic	
Figure 32.	Short circuit and open load diagnostic	
Figure 33.	Short to GND and short to V <sub>s</sub> , threshold description	
Figure 34.	Short across the speaker and open load threshold description, in speaker mode	
Figure 35.	Short across the speaker and open load threshold description, line driver mode	
Figure 36.	Permanent diagnostic flow-chart	
Figure 37.	Thermal muting diagram	33
Figure 38.	Low voltage mute attenuation, supply voltage variation (Vs); result digital attenuatio	n (At)35
Figure 39.	I <sup>2</sup> S format	
Figure 40.	TDM 16 (8+8) - channel format	39
Figure 41.	TDM 8-channel format	40
Figure 42.	TDM 16 (8+8) - channel format	40
Figure 43.	Audio interface timing	
Figure 44.	I <sup>2</sup> C bus protocol description	
Figure 45.	I <sup>2</sup> C bus interface timing	
Figure 46.	PowerSO-36 (slug up) package outline	
Figure 47.	Flexiwatt 27 (vertical) package outline	
Figure 48	Flexiwatt 27 (SMD) package outline	65



ΓDA7803A	List of figures

Figure 49.	Flexiwatt 27 (horizontal) package outline	67
Figure 50.	PowerSO-36 marking information	69
Figure 51.	Flexiwatt 27 marking information	69



#### Block diagram and pins description 1

#### **Block diagram** 1.1

- <u>I</u>2C CD/DIAG VCC12 VCC34 I SDA SCL 25 7 21 26 27 I<sup>2</sup>C ▶10 OUT1+ Thermometric 64 x 2 Current Diagn. Fully Balanced PLL Conversion Transresistance Power Filter generators 8 OUT1array DDWA Thermometric 4 OUT2+ 64 x 2 Fully Balanced Code Current WS Conversiion Fransresistance generators Interpol. 64Fs Power Filter 6 OUT2-11 SCK array DDWA 128 Noise 12 interface SD24 Thermometric 18 OUT3+ 64 x 2 shaper Fully Balanced Current Conversion generators array SD13 Power Filter ▶ 20 OUT3-DDWA 22 <sub>OUT4-</sub> 64 x 2 Code Fully Balanced Current Transresistance Power Filter ST-BY generators STBY 24 <sub>OUT4+</sub> DDWA A2D  $\overline{\mathbf{f}}_{\text{VCC}}$ 16 14 23 19 17 15 9 5 D3V3 DGND PWGND4 A3V3 AGND TAB PWGND3 PWGND1 PWGND2 GAPGPS02388

Figure 1. Block diagram (Flexiwatt27)

#### **Pins description** 1.2




Figure 2. Pins connection diagrams

5

Table 1. Flexiwatt27 pins description

N°	Pin	Function		
1	TAB	TAB connection	Ground	
2	STBY	STBY pin	Input	
3	WS	Word select (I <sup>2</sup> S bus)	Logic Input	
4	OUT2+	Channel 2 (Left Rear) positive output	Power Output	
5	PWGND2	Power ground channels 2	Power Ground	
6	OUT2-	Channels 2 (Left Rear) negative output	Power Output	
7	VCC12	Channel 1 and 2 positive supply	Battery	
8	OUT1-	Channel 1 (Left Front) negative output	Power Output	
9	PWGND1	Power ground channel 1	Power Ground	
10	OUT1+	Channel 1 (Left Front) positive output	Power Output	
11	SCK	Serial clock (I <sup>2</sup> S bus)	Logic Input	
12	SD24	Serial data channels 2 and 4 (I <sup>2</sup> S bus)	Logic Input	
13	SD13	Serial data channels 1 and 3 (I <sup>2</sup> S bus)	Logic Input	
14	DGND	Digital ground	Signal Ground	
15	AGND	Analog ground	Signal Ground	
16	D3V3	Digital 3.3V supply filter	Digital Regulator	
17	A3V3	Analog 3.3V supply filter	Analog Regulator	
18	OUT3+	Channels 3 (right front) positive output	Power Output	
19	PWGND3	Power ground channel 3	Power Ground	
20	OUT3-	Channels 3 (right front) negative output	Power Output	
21	VCC34	Channels 3 and 4 positive supply	Battery	
22	OUT4-	Channels 4 (right rear) negative output	Power Output	
23	PWGND4	Power ground channel 4	Power Ground	
24	OUT4+	Channels 4 (right rear) positive output	Power Output	
25	CD/DIAG	Clip detector and diagnostic output	Open Drain Output	
26	SDA	I <sup>2</sup> C data	Signal Input	
27	SCL	I <sup>2</sup> C clock	Signal Input	



DS12195 Rev 7 9/72

Table 2. PowerSO36 pins description

N°	Pin	Function	
1	TAB	Device slug connection	Ground
2	OUT4-	Channels 4 (right rear) negative output	Power Output
3	VCC34	Channels 3 and 4 positive supply	Battery
4	PWGND4	Power ground channel 4	Power Ground
5	OUT4+	Channels 4 (right rear) positive output	Power Output
6	NC	Not connected	-
7	CD/DIAG	Clip detector and diagnostic output	Open Drain Output
8	SDA	I <sup>2</sup> C data	Signal Input
9	SCL	I <sup>2</sup> C clock	Signal Input
10	ADD	I <sup>2</sup> C Address	Logic Input
11	STBY	STBY pin	Input
12	WS	Word select (I <sup>2</sup> S bus)	Logic Input
13	UNMUTEhw	Unmute Hardware	Logic Input
14	OUT2+	Channel 2 (Left Rear) positive output	Power Output
15	PWGND2	Power ground channels 2	Power Ground
16	VCC12	Channel 1 and 2 positive supply	Battery
17	OUT2-	Channels 2 (Left Rear) negative output	Power Output
18	TAB	Device slug connection	Ground
19	TAB	Device slug connection	Ground
20	OUT1-	Channel 1 (Left Front) negative output	Power Output
21	VCC12	Channel 1 and 2 positive supply	Battery
22	PWGND1	Power ground channel 1	Power Ground
23	OUT1+	Channel 1 (Left Front) positive output	Power Output
24	SCK	Serial clock (I <sup>2</sup> S bus)	Logic Input
25	SD24	Serial data channels 2 and 4 (I <sup>2</sup> S bus)	Logic Input
26	SD13	Serial data channels 1 and 3 (I <sup>2</sup> S bus)	Logic Input
27	DGND	Digital ground	Signal Ground
28	AGND	Analog ground	Signal Ground
29	D3V3	Digital 3.3V supply filter	Digital Regulator
30	A3V3	Analog 3.3V supply filter	Analog Regulator
31	NC	Not connected	-
32	OUT3+	Channels 3 (right front) positive output	Power Output
33	PWGND3	Power ground channel 3	Power Ground
34	VCC34	Channels 3 and 4 positive supply	Battery
35	OUT3-	Channels 3 (right front) negative output	Power Output
36	TAB	Device slug connection	Ground




#### **Application diagrams** 2

C4 2.200µF 0.22µF VCC12 VCC34 STBY OUT RF / OUT3 20 23 OUT RR / OUT4  $I^2C\ BUS$ TDA7803A 10 OUT LF / OUT1 OUT LR / OUT2 A3V3 47kΩ (\*) Ceramic (X7R) types recommended. CD/DIAG GADG1701170816PS

Figure 3. I<sup>2</sup>C bus mode application diagram (Flexiwatt))





1. Refer to Section 9: I<sup>2</sup>C bus interface for connection suggestions.



DS12195 Rev 7 11/72

# 3 Electrical specification

### 3.1 Absolute maximum ratings

Table 3. Absolute maximum ratings


Symbol	Parameter	Value	Unit
Vs	DC supply voltage	-0.3 to 28	V
V <sub>peak</sub>	Transient supply voltage for t = 100 ms	-0.3 to 50	V
V <sub>i2c</sub>	I <sup>2</sup> C bus pins voltage	-0.3 to 4.6	V
V <sub>i2s</sub>	I <sup>2</sup> S bus pins voltage	-0.3 to 4.6	V
V <sub>unmute</sub>	Unmute hardware voltage (PSO36 only)	-0.3 to 4.6	V
V <sub>cd</sub>	CD/Diag pin voltage	-0.3 to 20	V
V <sub>stby</sub>	STBY pin voltage	-0.3 to 4.6	V
Io			А
P <sub>tot</sub>	Power dissipation T <sub>case</sub> = 70 °C	85	W
T <sub>stg</sub> , T <sub>j</sub>	Storage and junction temperature	-55 to 150	°C
T <sub>amb</sub>	Operative temperature range <sup>(2)</sup>	-40 to 105	°C
C <sub>max</sub>	Maximum capacitor vs. ground connected to the output	4.7	nF
ESD <sub>HBM</sub>	ESD protection HBM <sup>(3)</sup>	2000	V
ESD <sub>CDM</sub>	ESD protection CDM <sup>(3)</sup>	500	V

<sup>1.</sup> Internally limited by overcurrent protection.

#### 3.2 Thermal data

Table 4. Thermal data

Symbol	Parameter	Value	Unit
R <sub>th j-case</sub>	Thermal resistance junction-to-case (max.)	1	°C/W



<sup>2.</sup> A suitable heatsink/dissipation system should be used to keep T<sub>i</sub> inside the specified limits.

<sup>3.</sup> Conforming to Q100 ESD standard.

#### 3.3 Electrical characteristics

Referred to the test setup  $V_S$  = 14.4 V;  $R_L$  = 4  $\Omega$ ; f = 1 kHz; tested at  $T_{amb}$  = 25 °C; functionality guaranteed for  $T_j$  = -40 °C to 150 °C; SB-I mode; unless otherwise specified.

**Table 5. Electrical characteristics** 

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
General						
		R <sub>L</sub> = 4 Ω	6	-	18.5	V
$V_S$	Supply voltage range	R <sub>L</sub> = 2 Ω, std_bridge	6	-	16	V
		$R_L = 2 \Omega$ , SBI	6	-	16	V
I <sub>SB</sub>	Standby current	-	-	1	4	μΑ
I <sub>q</sub>	Total quiescent current in amplifier mode	Mute condition	-	170	210	mA
I <sub>qECO</sub>	Total quiescent current in ECO mode	ECO mode	-	35	40	mA
A <sub>M</sub>	Mute attenuation	-	80	-	-	dB
V <sub>OS</sub>	Offset voltage	Mute and play	-25	-	+25	mV
V	V <sub>CC</sub> low supply mute threshold	Attenuation <0.5 dB, digital mute disabled	-	-	5.6	V
$V_{lowM}$	(Min I <sup>2</sup> C setting - default)	Attenuation ≥60 dB, digital mute disabled	5	-	-	V
V <sub>POWONRESET</sub>	Supply voltage of power-on reset	-	-	3.5	-	V
$V_{highM}$	High supply mute threshold	Attenuation = -6 dB	19	-	21	V
Audio perfori	mances			·		
		$R_L$ = 4 Ω; max power <sup>(1)</sup>	40	43	-	W
	Output power	THD = 10 %	25	27	-	W
Po		THD = 1 %	20	22	-	W
10	Output power	R <sub>L</sub> = 2 Ω; THD 10%	44	47	-	W
		R <sub>L</sub> = 2 Ω; THD 1%	34	37	-	W
		$R_L$ = 2 Ω; max power <sup>(1)</sup>	69	72	-	W
		P <sub>O</sub> = 4 W, f=1 kHz, G <sub>V1</sub>	-	0.015	0.04	%
THD <sub>SB</sub>	Total harmonic distortion	P <sub>O</sub> = 4 W, f=10 kHz, G <sub>V1</sub>	-	0.15	0.5	%
שט	(Standard bridge)	R <sub>L</sub> =100 Ω input=-10 dBFS, f = 1 kHz, G <sub>V1,2,3,4</sub>	-	0.01	0.02	%
THD	Total harmonic distortion	P <sub>O</sub> = 2 W, f = 1 kHz, G <sub>V1</sub>	-	0.015	0.04	%
טווו	(SBI mode)	P <sub>O</sub> = 6 W, f =1 kHz, G <sub>V1</sub>	-	0.02	0.06	%



Table 5. Electrical characteristics (continued)

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
C <sub>T</sub> <sup>(2)</sup>	Cross talls	f = 1 kHz	-	100	-	dB
O <sub>T</sub> ,-/	Cross talk	f = 10 kHz	-	80	-	dB
G <sub>V1</sub>	Voltage gain 1		2.3	2.5	-	Vp
G <sub>V2</sub>	Voltage gain 2	Amplitudo - 10 dPFo	1.25	1.35	-	Vp
G <sub>V3</sub>	Voltage gain 3	@ Amplitude = -18 dBFs	0.9	1	-	Vp
G <sub>V4</sub>	Voltage gain 4		0.4	0.55	-	Vp
DR <sup>(2)</sup>	Dynamic range	A-wtd values, G <sub>V1</sub> gain	-	115	-	dB
E <sub>out1</sub>	Output noise voltage $G_V = G_{V1}$ $G_V = G_{V4}$	A-wtd values	-	27 18	40 -	μV
E <sub>out2</sub>	Output noise voltage $G_V = G_{V1}$ $G_V = G_{V4}$	ITU-R 468	-	70 45	96 -	μV
SNR <sup>(2)</sup>	Signal to noise ratio	A-wtd values, G <sub>V1</sub> gain	-	115	-	dB
ΔG <sub>v</sub>	Channel Gain Mismatch	-	-0.5	-	0.5	dB
SSR	Supply slew rate	-	-	1	-	V/µs
PSRR	Power supply rejection ratio	f = 1  kHz; $V_r = 1 \text{ Vpk};$	60	70	-	dB
ΔV <sub>ΟΙΤU</sub>	ITU Pop filter output voltage (standard bridge mode)	Eco mode to mute transition and vice versa	-	-	4	mV
\( \text{\rightarrow} \)		Mute to Play and Play to Mute transition <sup>(3)</sup>	-	0	-	mV
Clipping dete	ector					
CD <sub>LK</sub>	Clip det high leakage current	CD off, V = 3.3 V	-	0	1	μΑ
CD <sub>SAT</sub>	Clip det sat. voltage	CD on; I <sub>CD</sub> = 1 mA	-	50	-	mV
CD1 <sub>THD</sub>	Clip det THD threshold 1	-	-	2	3	%
CD2 <sub>THD</sub>	Clip det THD threshold 2	-	4	6	8	%
CD3 <sub>THD</sub>	Clip det THD threshold 3	-	9	12	14	%
Turn on diag	nostics for parallel mode con	figuration				
Pgnd	Short to GND det. (below this limit, the output is considered in short circuit to GND)	-	-	-	1	V
P <sub>vs</sub>	Short to $V_s$ det. (above this limit, the output is considered in short circuit to $V_s$ )	-	V <sub>s</sub> - 1	-	-	V



Table 5. Electrical characteristics (continued)

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
Pnop	Normal operation thresholds. (within these limits, the output is considered without faults).	-	2	-	V <sub>s</sub> - 2	V
Lsc	Shorted load det.	-	-	-	0.7	Ω
Lop	Normal load det.	-	1.3	-	30	Ω
Lnop	Open load det.	-	70	-	-	Ω
Turn-on diag	nostic for parallel mode conf	iguration		I	I.	
Lsc	Shorted load det.	-	-	-	0.35	Ω
Lop	Normal load det.	-	0.65	-	15	Ω
Lnop	Open load det.	-	35	-	-	Ω
Rss	Soft Short Diagnostic threshold (below this value, soft short resistance is recognized)	-	500	-	-	Ω
Гurn-on diaç	nostic for line driver mode co	onfiguration		l		
Pgnd	Short to GND det. (below this limit, the output is considered in short circuit to GND)	-	-	-	1	٧
Pvs	Short to $V_s$ det. (above this limit, the output is considered in short circuit to $V_s$ )	-	V <sub>s</sub> - 1	-	-	V
Pnop	Normal operation thresholds. (within these limits, the output is considered without faults).	-	2	-	V <sub>s</sub> - 2	V
Lsc	Shorted load det.	-	-	-	20	Ω
Lop	Normal load det.	-	60	-	1400	Ω
Lnop	Open load det.	-	2600	-	-	Ω
Rss	Soft Short Diagnostic threshold (below this value, soft short resistance is recognized)	-	5.8 <sup>(4)</sup>	-	-	kΩ
AC-diagnost	tic		•	•		
	AC diagnostic current	IB4 – D4= '0'	250	375	500	mA
I <sub>ACTRESH</sub>	threshold	IB4 – D4= '1'	125	187	250	mA



DS12195 Rev 7 15/72

Table 5. Electrical characteristics (continued)

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit	
Permanent of	diagnostics		•	•			
Pgnd	Short to GND det. (below this limit, the output is considered in short circuit to GND)	Power amplifier in Mute or Play, one or more short circuits protection activated	-	-	1	V	
Pvs	Short to $V_s$ det. (above this limit, the Output is considered in short circuit to $V_s$ )	-	V <sub>s</sub> - 1	-	-	V	
Pnop	Normal operation thresholds. (Within these limits, the output is considered without faults)	-	2	-	V <sub>s</sub> - 2	V	
		Parallel mode	-	-	0.35		
$L_{SC}$	Shorted load det.	Speaker mode	-	-	0.7	Ω	
		Line driver mode	-	-	20		
		Parallel mode	0.65	-	-		
$L_OP$	Normal load det.	Speaker mode	1.3	-	-	Ω	
		Line driver mode	60	-	-		
T <sub>ph</sub>	Thermal protection junction	Attenuation ≥60 dB	-	165	-	°C	
T <sub>pl</sub>	temperature	Attenuation <0.5 dB	-	155	-	°C	
T <sub>w1</sub>		-	-	Tpl-5	-	°C	
$T_{w2}$	Thermal warning junction	-	-	Tpl-10	-	°C	
T <sub>w3</sub>	temperature <sup>(5)</sup>	-	-	Tpl-20	-	°C	
$T_{w4}$		-	-	Tpl-30	-	°C	
I <sup>2</sup> C bus inte	rface						
f <sub>SCL</sub>	Clock frequency	-	-	-	400	kHz	
V <sub>IL</sub>	Input low voltage	-	-	-	0.8	V	
V <sub>IH</sub>	Input high voltage	-	1.3	-	-	V	
	Maximum I2C data pin low	I <sub>sink</sub> = 2 mA	-	-	0.27	V	
$V_{olmax}$	voltage when current Isink is sinked	I <sub>sink</sub> = 8 mA	-	-	0.7	V	
I <sub>limax</sub>	Maximum input leakage current	V = 3.6 V	_	-	1	μA	
STBY pin		•					
V <sub>ILSTBY</sub>	Input low voltage	-	-	-	1.2	V	
V <sub>IHSTBY</sub>	Input high voltage	-	2.4	-	-	V	





	Table 6. Lie	cuitai ciiai acteriotico (con	uiiacaj			
Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
I <sub>ILSTBY</sub>	Logic '0' output current	V <sub>IN</sub> = 0.45 V	-	-	1	μΑ
I <sub>IHSTBY</sub>	Logic '1' input current	V <sub>IN</sub> = 2.3 V (IB0 D4=0)	-	-	1	μA
I <sup>2</sup> S pins					•	
V <sub>IL-I2S</sub>	Input low voltage	-	-	-	8.0	V
V <sub>IH-I2S</sub>	Input high voltage	-	1.3	-	-	V
I <sub>IH</sub>	Input high current	@ V <sub>I</sub> = 3.3 V	-	-	1	μA
I <sub>IL</sub>	Input low current	@ V <sub>I</sub> = 0 V	-	-	1	μA
Unmute hard	ware (pin 13)				•	
\/	Hardware unmute threshold	Attenuation ≥60 dB	-	-	1.2	V
V <sub>HW_UNMUTE</sub>	(PSO36 only)	Attenuation <0.5 dB	2.6	-	-	V
1	Input high current	@ V <sub>I</sub> = 3.3 V	-	-	1	μA
I <sub>UNMUTE</sub>	Input low current	@ V <sub>I</sub> = 0 V	-	-	1	μΑ

Table 5. Electrical characteristics (continued)

- 1. Square-wave input / saturated output.
- 2. Evaluated at bench during product validation.
- 3. Guaranteed by design (intrinsically immune from any pop at mute to play and play to mute transitions)
- The values are the ones that guarantee the correct working of the diagnostic. Since the value is strongly dependent on the loudspeaker, we decided to target the values for the limits of open load and short load diagnostic.
- 5. Thermal warning junction temperature values could be changed via I<sup>2</sup>C bits IB5-d6,d7.

#### 3.4 **Electrical characteristics typical curves**







DS12195 Rev 7 17/72

Figure 7. Output power vs. supply voltage (2 Ω, STD mode) Po(W) 105  $RL = 2\Omega$ 95 f = 1 kHz85 Po-max 75 65 THD = 10% 55 45 35 THD = 1% 25 15 5 10 12 13 14 15 11 Vs (V)

(4  $\Omega$ , STD mode)

THD (%)

Vs = 14.4 V

RL = 4  $\Omega$ 0.1

0.01

Po (W)

GADG3009161544PS

Figure 8. Distortion vs. output power

Figure 9. Distortion vs. output power (4  $\Omega$ , SBI mode)

THD (%)


Vs = 14.4 V


RL =  $4\Omega$ 0.01


0.001

Po (W)

OADG3105160725PS







4




Figure 14. Distortion vs. output power  $(4 \Omega, Vs = 6 V)$ 10

THD (%)

Vs = 6 V

11

O.1

O.01

O.01 f = 10 kHzPo (W)

GADG3105160917PS

Figure 15. Distortion vs. output power
(2 Ω, Vs = 6 V)

10

THD (%)

Vs = 6 V

RL = 2 Ω

1


0.01


0.01

1

Po (W)

GADG3105160933PS













Figure 19. Output attenuation vs. Vs Vo (dB) 10 STD = SBI MODE 0  $RL = 4 \Omega$ -10 Vo = 2 Vrms -20 -30 -40 NORMAL START-STOP -50 -60 -70 -80 -90 4 5 10 3 6 8 Vs (V) GADG3105161159PS


Figure 20. Crosstalk vs. frequency (STD mode) CROSSTALK (dB) STD MODE -50  $RL = 4 \Omega$ Po = 4 W -60 -70 -80 -90 -100 -110 100 1000 10000 10 100000 f (Hz) GADG3105161230PS

Figure 21. Crosstalk vs. frequency (SBI mode) CROSSTALK (dB) -40 SBI MODE -50 RL = 4 Ω Po = 4 W-60 -70 -80 -90 -100 -110 10 100 1000 10000 100000 f (Hz) GADG3105161244PS










(audio program simulation, 4  $\Omega$ ) Ptot (W) 60 Vs = 14.4 V 50 RL = 4 x 4 Ω Stereo Pink Noise 40 CLIP START 30 STD 20 SBI 10 0 2 0 3 5 6 avg Po (W) GADG3105161533PS

Figure 27. Power dissipation vs. average Po (audio program simulation, 2  $\Omega$ ) Ptot (W) 100 Vs = 14.4 V 90 RL =  $4 \times 2 \Omega$ 80 Stereo Pink Noise 70 CLIP START 60 50 STD 40 30 SBI 20 10 0 0 2 6 8 avg Po (W) GADG3105161550PS



Operation states TDA7803A

### 4 Operation states

TDA7803A functionality is regulated by means of a finite state machine.

Finite state machine diagram is reported in Figure 29.

Main states are:

- Standby
- ECO-mode
- Amplifier mode
- Turn-on diagnostic
- Permanent diagnostic

#### 4.1 Standby state

When STBY pin is under VILSTBY voltage the amplifier is in stand-by state and the current consumption is very low.

#### 4.2 ECO-mode state

When STBY pin is over VIHSTBY the amplifier is in a state of low current absorption, the ECO-mode. The short circuit protections are active and the amplifier is ready for receiving commands from micro-controller through I<sup>2</sup>C interface.

Outputs and A3V3 supply are biased at 0 V.

### 4.3 Amplifier-mode state

When TDA7803A is in ECO-mode state, IB7-d0 is set to "1", (Amplifier-ON), and I<sup>2</sup>S clock is present the amplifier moves to Amplifier-mode state.

The outputs are biased from 0 V to Vcc/2 and the current consumption reaches "Iq" level until the amplifier is set in MUTE or in PLAY with low level signal. User can move the amplifier from MUTE to PLAY and viceversa acting on IB2-d4, d3 bits.

A hardware unmute pin is available in PSO36 package only.

### 4.4 Turn-on and permanent diagnostic

TDA7803A provides a powerful and precise diagnostic both with speaker and line driver loads.

There are two main diagnostic states:

- Turn-on diagnostic
- Permanent diagnostic.

The Turn-on diagnostic could be run in ECO-mode state and is suggested for sensing the presence of faults before amplifier turn-on, in order to avoid unwanted or dangerous conditions due to wrong connections or absence of load.

22/72 DS12195 Rev 7



TDA7803A Operation states

The Permanent diagnostic is automatically run by TDA7803A when a fault occurs during PLAY and over current protections are triggered.

Turn-on and Permanent diagnostic functionality are described in Section 6.

IB4D0='1' And IB7D0='0' STBY='1' **ECO** Standby Mode Turn-on Diagnostic End of Turn-on Diagnostic STBY='0' IB4D0='0' IB7D0='1' And IB7D0='0' Over Current detected

Amplifier

Mode

Automatic Restart after short removal

Figure 29. State diagram

Permanent

Diagnostic

GAPGPS03069

### 5 Operation compatibility vs. battery

Here below the operation compatibility vs. the battery value is shown. For each battery voltage range, only a limited number of functions are available as it is shown below:




Figure 30. Operation compatibility vs. battery

4

### 6 Functional description

#### 6.1 Voltage regulators timing

Pins D3V3 and A3V3 are respectively digital and analog internal regulators outputs. The D3V3 rises right after the STBY pin is at the logical value "1" and its rising time depends on the filter capacitor; the minimum value suggested for this filter is 4.7 μF.

The A3V3 rises after any command that moves the amplifier from ECO - mode; the rising time depends on the combined effect of the external capacitor on the pin and of an internal 2 ms ramp: if the capacitor value is 22  $\mu$ F or lower, the internal ramp effect is dominant and the rising time will be about 2 ms. On the other hand, when the capacitor has a higher value, the rise time will be higher as well. The suggested value for this capacitor is 22  $\mu$ F at least.

#### 6.2 Turn-on diagnostic description

The turn-on diagnostic is triggered on the rising edge of bit IB4 D0 when IB7 D0 is "0". This happens when the amplifier is in ECO - mode. It is possible to run one or more turn-on diagnostic sequences according to the following procedure:

- wait the previous cycle is over
- 2. read the data bytes DB1,DB2,DB3 and DB4

Please note that all these instructions must be sent while the amplifier is still in ECO - mode (IB7 D0 = "0"), otherwise they won't be executed.

Turn-on diagnostic does not start if  $V_{CC}$  is below 8 V or one of the muting condition is present, (low battery mute, high voltage mute, PLL-unlock mute, thermal mute, hardware pin mute).

Note:

The diagnostic enable bit (IB4 D0) must be set before the amplifier mode bit (IB7 D0). DB1, DB2, DB3 must be read before DB4 (after DB4 is read the DB1-2-3-4 are reset).

The detected faults are here described:

**Soft Short to GND**: it detects the presence of a resistor (see *Table 5* in "Turn-on diagnostic" section) connected between an output and ground, which could result in a wrong open load or short across load diagnostic result (causing an anomalous current consumption in some cases).

**Soft Short to VS**: it detects the presence of a resistor (see *Table 5* in "Turn-on diagnostic" section) connected between an output and battery, which could result in a wrong open load or short across load diagnostic result (causing an anomalous current consumption in some cases).

**Short to GND**: it detects the hard connection between an output and ground. The value of the short is able to pull the output between 1.5 V and ground.

**Short to VS**: it detects the hard connection between an output and battery. The value of the short is able to pull the output between (battery - 1.5 V) and battery.

**Short across the speaker**: it detects the hard connection across the speaker that is below a certain value. This value guarantees that the IC is able to drive any speaker configuration within the range specified in the datasheet.



DS12195 Rev 7 25/72

Open Load: it detects a non connected speaker condition.

The diagnostic's results are stored into DB1, DB2, DB3 and DB4 data registers (one for each channel) after the diagnostic is over.

The flow of the diagnostic includes some steps as described below.

During the first part, the soft-short evaluation is performed. The outputs and an internal
reference line are pulled up to a voltage of 2/5\*Vbattery in a time TSTR and then
compared for a time TPLS. During the plateau time, the comparator outputs are read
from the digital part. The outputs are then pulled down to zero (see *Figure 31*). The
A3V3 supply is 0V and the output stage is in tri-state during this phase.




Figure 31. Soft short diagnostic

• If a soft short is detected, the short to GND/VCC evaluation follows. Pin A3V3 goes up as the amplifier stage is turned on; the power and the outputs are risen up to 1/2\*V<sub>battery</sub> and then compared to (V<sub>battery</sub> - 1.5 V) and 1.5 V for a time TPLS. At the end of the plateau (TPLS) output and A3V3 go back to 0V and the results obtained are written into the I<sup>2</sup>C Bus registers once the diagnostic is over. For soft short resistance above the defined thresholds, the normal, short or open load recognition is guaranteed.

In case the short to VCC or GND is detected during this phase a '1' is written in DBx-D1/D0 (VCC/GND) but not in DBx-D6. In case the hard short is not detected a '1' is written all DBx-D6.


The turn-on diagnostic is then completed and the amplifier goes back to the ECO - mode.

- However, if a soft short is not detected, then we can also exclude the Short to Vs/GND, and don't need to be checked. In this case, short across the speaker and the open load evaluation can be performed. Pin A3V3 goes up as the amplifier stage is turned on and the outputs are risen up to 1/2\*V<sub>battery</sub>. A first pulse for "Short load detection" is done: exploiting the presence of a D/A converter, a subsonic (inaudible) voltage pulse is digitally and internally generated and converted. The pulse amplitude increasing is stopped when the current flowing through the speaker I<sub>speaker</sub> is the same as a prefixed one I<sub>high</sub> (high current) or because it reaches the maximum value permitted. Since the differential output voltage V<sub>o</sub> is well known, it is possible to keep monitored the value of the connected speaker during the transition and plateau. In the case the I<sub>speaker</sub> will get to an higher value then I<sub>high</sub>, V<sub>o</sub>< V<sub>short</sub> (short circuit threshold) the result is short load (DBx D3 = '1'), otherwise it is normal load (DBx D3 = '0'); when I<sub>speaker</sub> does not reach I<sub>high</sub> the turn-on diagnostic is not completed yet because the result could be still normal or open load.
- This is called "Open load detection". If IB4 D1/D2 = 1 the power DMOS need to be changed again: the outputs are pulled down to zero, the DMOS are switched and then the outputs raised up to 1/2\*V<sub>battery</sub> again. This sequence is done in order to avoid any pop noise during the power set. The procedure is the same as the previous case or in

26/72 DS12195 Rev 7

case of IB4 (D1/D2) = 0. The pulse amplitude is stopped when the current flowing through the speaker  $I_{speaker}$  is the same as prefixed one  $I_{low}$  (low current) or because it reaches the maximum value permitted. When  $I_{speaker}$  reaches the value  $I_{low}$  and  $V_o < V_{open}$  (open load threshold) then the speaker can be considered as a normal load (DBx-D2='0'). In all other cases the result will be open load (DBx-D2='1') (see *Figure 32*).

Figure 32. Short circuit and open load diagnostic




The whole diagnostic time depends on the number of pulses that are done. At least two pulses are done, but they could be three in case of open load. The values inserted into the *Table 6*, are calculated basing on Fs = 48000 Hz.

In all cases the fault is sent out to the registers only if it is stable throughout the whole plateau period. If this condition is not respected, any possible misconnections (Soft-short, Short to VCC/GND, Short Across or Open Load) won't be reported. The faults for the turn-on diagnostic are written in DB (1, 2, 3, 4) (D1, D2, D3, D4) (a byte for each channel and a bit for each fault). They are consistent if DB0 D6 = "1". After a reading the data byte are reset.


The fault-detection thresholds for short to GND/ Vs remain unchanged independently from the gain setting. They are as in *Figure 33*.

Figure 33. Short to GND and short to  $V_{\text{s}}$ , threshold description



Concerning the short across the speaker / open speaker, the threshold changes from line driver mode and speaker mode diagnostic setting, as load expected are pretty different (either normal speaker's impedance or high impedance). Speaker or line driver mode is selectable from IB4 D2 for channels 1 and 3 and IB4 D1 for channel 2 and 4. The values in case of speaker mode are as in *Figure 34*. The same thresholds will change as in *Figure 35*, if line driver mode diagnostic is selected.

Figure 34. Short across the speaker and open load threshold description, in speaker mode





DS12195 Rev 7 27/72

Figure 35. Short across the speaker and open load threshold description, line driver mode




Table 6. Start-up pulse typical timings ( $F_s = 48 \text{ kHz}$ )

Symbol	Parameter	Min	Тур	Max	Unit	Note
T <sub>STR</sub>	Time to rise the outputs from 0V to a certain battery's percentage	-	10 (+ 10)	-	ms	When A3V3 goes up, the reported number has to be added
T <sub>STF</sub>	Time to rise the outputs from a certain battery's percentage to 0V	-	10 (+ 10)	-	ms	When A3V3 goes down, the reported number has to be added
T <sub>PLS</sub>	Plateau time for soft-short and short to VCC/GND diagnostic	-	80	-	ms	This time parameter is load independent and is not stretchable setting bit IB6[7:5]
	Plateau time for short circuit or open load		(1)			$T_P = 86 \text{ ms} \cdot X$ when 140 ms - 2 · $T_{RU} > 80 \text{ ms}$
T <sub>P</sub>	diagnostic detection phase	-	80 <sup>(1)</sup>	-	ms	$T_P = (140 \text{ ms} - 2 \cdot T_{RU}) \cdot X$ when 140 ms - 2 · $T_{RU}$ < 80 ms
T <sub>PL</sub>	Pulse time for short circuit or open load diagnostic detection phase	-	120	122.4 <sup>(2)</sup>	ms	$T_{P} = (2 \cdot T_{RU} + T_{P}) \cdot X$
Х	Multiplier factor in case of diagnostic active	-	1,2,4,8	-	_	IB6[7:5] setting
	Ramp-up and ramp-down	-	5.8 <sup>(3)</sup>	-	-	2 ohm case
T <sub>RU</sub> =T <sub>RD</sub>	diagnostic pulse's time	-	8.3 <sup>(3)</sup>	-	ms	4 ohm case
T <sub>SS</sub>	Soft-short diagnostic time	-	100	-	ms	Output rising time + Output falling time + plateau time (no A3V3)
T <sub>HS</sub>	Short to VCC and GND diagnostic time	-	120	-	ms	A3V3 rising and falling time (10 ms x2) + Output rising and falling time + plateau time
т	Short load and open load	-	148	-	ms	2 ohm case (X=1)
T <sub>D</sub>	diagnostic time	-	160	-	ms	4 ohm case (X=1)
		-	260	-	ms	4 ohm load and no faults (T <sub>tot</sub> = T <sub>SS</sub> + T <sub>D</sub> )
T <sub>tot</sub>	Total diagnostic time	-	220	-	ms	Hard or soft short to supplies (T <sub>tot</sub> = T <sub>SS</sub> + T <sub>HS</sub> )
		-	420	-	ms	Open load (X = 1, IB4 (D1/D2) = 0) $T_{tot} = T_{SS} + T_{D1} + T_{D2}$

28/72 DS12195 Rev 7

Symbol	Parameter	Min	Тур	Max	Unit	Note
I <sub>high</sub>	Test current for the short load pulse	-	200 40	-	mA	For speaker mode For line driver mode
I <sub>low</sub>	Test current for the open load pulse	-	40 2	-	mA	For speaker mode For line driver mode

Table 6. Start-up pulse typical timings ( $F_s = 48 \text{ kHz}$ ) (continued)

- 1. For typical loudspeaker of 2 and 4 ohm.
- 2. These numbers are evaluated in simulation.
- 3. Typical values for 4  $\Omega$  and 2  $\Omega$  and zero offset. These numbers depend on the loudspeaker and also on the intrinsic offset of the amplifier. For 2  $\Omega$  loudspeaker, -30 mV offset and Fs = 48 kHz  $T_{RU}$  = 21.2 ms; for 4  $\Omega$  and same surrounding conditions  $T_{RU}$  = 22.1 ms. Under these conditions  $T_{PL}$  = 122.4 ms for 2  $\Omega$  and 124.4 for 4  $\Omega$ . For higher values the number are not reported here.

When the amplifier is biased and the IB4 D0 = "1", the permanent diagnostic is enabled. The turn-on diagnostic state is held until an over current event is triggered. When this happens, a new diagnostic cycle can start.

#### 6.3 Permanent diagnostic

The detectable faults are (see *Table 5* for definitions):

- Short to GND
- Short to Vs
- Short across the speaker

Then the following additional features are also provided:

- Input offset detection
- AC diagnostic

When an over current event occurs, TDA7803A has two different cycles that could react with:

- Restart cycle: it is a 2 ms pulse. During this period a check of the output is performed.
- Plateau cycle: it is an 80 ms cycle. During this period a check of the outputs is performed and the results of diagnostic analysis are written into the I<sup>2</sup>C bus.

TDA7803A has two different operating behaviors when an over current event is detected:

- Restart mode, (IB4 D0 = "0"). The diagnostic is not enabled. Each audio channel operates independently from each other. If any of the above mentioned faults occurs, only the channel(s) where the fault happened is shut down. The diagnostic performs restart cycles every 2 ms until the fault condition is present. The amplifier restarts in play only once the overload is removed. In Restart mode reporting diagnostic results are turned off and the corresponding bits in the channels' data byte registers will be reset accordingly.
- Diagnostic mode, (IB4 D0 = "1"). It is enabled via I<sup>2</sup>C and self activated if an output overload occurs to the speaker outputs. If any of the above mentioned faults occurs,



DS12195 Rev 7 29/72

only the channel(s) where the fault happened is shut down. Once activated, the diagnostic procedure develops as below:

- The diagnostic performs one restart cycle in order to avoid momentary recirculation spikes which could give erroneous results. If a normal state (no overloads) is detected, the channel returns back active.
- Instead, if after the restart cycle, the overload is still detected, then the diagnostic performs a plateau cycle.
- After the plateau cycle, a restart cycle is going to be performed every 2 ms until the fault condition is removed. The data acquired from the plateau cycle are stored and can be read from the microprocessor. If the fault condition persists, a new plateau cycle can be programmed from I<sup>2</sup>C simply by reading. This ensures continuous diagnostic throughout the car-radio operating time.

For a more immediate understanding, the permanent diagnostic's flowchart is as in *Figure 36*.




Figure 36. Permanent diagnostic flow-chart

When a plateau cycle is done during the permanent diagnostic the bit DB1/2/3/4-D4 is set to "1". If all the bits related to the diagnostic are "0", then the fault has possibly been removed or not detected. Eventually, an over current event could have been occurred on a



loudspeaker with a very high inductance and it took more than 2 ms to get the current reduced.

A plateau cycle can be recalled by means of a reading procedure of bytes DB1/2/3/4 when the amplifier is performing the restart cycle. As for the turn-on diagnostic, when DB4 is read DB1/2/3/4 are reset, therefore the incremental reading is suggested in order not to miss any data.

Please note that if the over-current cause was removed before the reading the plateau cycle cannot restart.

#### 6.4 AC diagnostic

The goal of this feature is to detect accidental disconnection of tweeters in 2-way speaker and, more in general, the presence of capacitive (AC) coupled load. This diagnostic is based on the notion that the overall speaker's impedance (woofer + parallel tweeter) tends to increase towards high frequencies if the tweeter gets disconnected. This happens because the remaining speaker (woofer) would be out of its operating frequency's range (high impedance).

To determine the load impedance, a sine wave tone of a suitable frequency should be provided to the output pins and the AC diagnostic is able to determine if the tweeter is connected or not. The tweeter is not connected if for four consecutive sine waves the current threshold on the load is not crossed.

AC diagnostic is managed by  $I^2C$  commands. When IB4 D3 = "1", the AC diagnostic is enabled; IB4 D4 is used to choose the current level threshold to be used as a reference for the test.

The results of the AC diagnostic test are stored in DB5 D3..6. It is written "1" if the tweeter for that channel is present.

The AC diagnostic is able to give the correct results only if the input signal Vout < Vs -4V. User knows that this condition is verified by reading "0" in DB5 D7. When DB5 D7 = "0", it mean that the test's signal was too high.

### 6.5 Input offset detector

Input offset detector aim is to avoid any possible offset that could come from the audio signal source through I2S/TDM input stream.

For this purpose the TDA7803A input offset detector performs an evaluation of the input signal and calculates if an offset with values higher that -19.5 dBFS is present.

Moreover, if high pass filter function is selected by means of IB3-d0, the TDA7803A will eliminate the input offset giving a complete robustness to any disturbance or malfunction coming from external audio chain blocks.

The input offset detector and high-pass filtering can be used during PLAY mode.



DS12195 Rev 7 31/72

#### 6.6 Double faults

Faults can occur simultaneously. When this happens, faults are read out in accordance with the priority table (*Table 7*).

Please note that a "short to GND" and a "short to  $V_S$ " can be simultaneously read only when an open load is present; however it would mean three faults at the same time, which is not covered by TDA7803A.

-	Soft short to GND <sup>(1)</sup>	Soft short to Vs <sup>(1)</sup>	Short to GND	Short to Vs	Short across load	Open load <sup>(1)</sup>
Soft short to GND	Soft Short to GND	1	Short to GND	1	Soft Short to GND	Soft Short to GND
Soft short to Vs	/	Soft Short to Vs	/	Short to Vs	Soft Short to Vs	Soft Short to Vs
Short to GND	Short to GND	1	Short to GND	/	Short to GND	Short to GND
Short to Vs	1	Short to Vs	1	Short to Vs	Short to Vs	Short to Vs
Short across load	/	/	/	/	Short across load	N.A.
Open load	1	1	1	/	1	Open Load

Table 7. Double faults priority


### 6.7 Thermal protection

The TDA7803A has four thermal warning thresholds (Tw1, Tw2, Tw3, Tw4) which are stored in  $I^2C$  data bytes. Only one of the thermal warnings can be sent to the pin CDdiag and it is selectable via  $I^2C$  bus.

A temperature dependent mute function is implemented in order to protect the junction against over temperature events and prevent the IC from sound quality degradation. For temperatures higher than Tpl, the device is gradually forced to the mute state. When the temperature is Tpl the output signal is attenuated by 0.5 dB, while at the Tph the attenuation is >60 dB. The distortion is kept low throughout the whole muting transition. The thermal protection's behaviour is shown in *Figure 37*.

32/72 DS12195 Rev 7

<sup>1.</sup> Open load, soft short to GND and soft short to Vs are only available for the turn-on diagnostic; in fact the permanent diagnostic can be triggered from an over current event, and none of these events can be the cause of an over current.



### 6.8 Voltage monitoring feature and ADC characteristics

Through this feature it is possible to monitor the  $V_{CC}$  value on  $I^2C$  data line; below a short description of the limits, granularity, frequency of operation of this function.

The result of  $V_{CC}$  sensing voltage range is 5 V - 19 V; the Vcc - ADC value conversion is expressed in the table below. The  $V_{CC}$  sensing voltage range is 5 V - 19 V (with a typical reset intervention at 4.8 V), with a precision of 200 mV effective (considering 1 bit of noise). The output update frequency is 2 MHz.

So, in order to exploit this function, the user should address only the DB7 with the following subaddress:  $10011010^{(*)}$  and then read the data contained in DB7.

(\*) 'I' is the auto increment bit.

The V<sub>CC</sub> value is expressed by 8 bits binary code:

Table 8. V<sub>CC</sub> value express by 8 bit with thermometric code

V <sub>CC</sub>	ADC value
5 V	01000001
6 V	01010000
7 V	01011101



V <sub>cc</sub>	ADC value
8 V	01101011
9 V	01111001
10 V	10000110
11 V	10010100
12 V	10100010
13 V	10101111
14 V	10111101
14.4 V	11000010
15 V	11001011
16 V	11011001
17 V	11100110
18 V	11110100
19 V	11111111

Table 8. V<sub>CC</sub> value express by 8 bit with thermometric code (continued)

### 6.9 Mute management

The transition Mute  $\rightarrow$  Play can happen once the device is in amplifier mode and IB2-D3/D4 = "1" or after it has been put in mute for one of the causes listed in *Table* 9. It is done by means of a digital ramp whose time constant is programmable by IB2 D7, D6 and D5 bits.

The transition Play  $\rightarrow$  Mute occurs when certain conditions are verified and it can be Digital or Analog. An overview of all the events that might happen is reported in the *Table 9*.

Cause of transition Play → Mute	When it happens	Analog	Digital
I <sup>2</sup> C instruction	When bit IB2 D4,D3 = "0" (Mute command)	No	Yes Timing for transition is fixed by IB2 D7, D6, D5
Low battery mute	When there is a battery dip and the Vs goes below the auto mute threshold (selectable by IB2 D1)	Yes	IB2-D2 = 0: Yes IB2-D2 = 1: Disable  If digital mute is enabled, timing for transition is fixed by IB2 D7-D6-D5
High battery mute	When Vs ramp up above 19V	Yes	No
PLL un-lock	The PLL lock detector goes down for some reason	Yes	Not possible because in case of un-lock, digital core is reset so not working
Thermal mute	When Tw1 is "1"	Yes	Disabled
Tristate command	No	Yes	Timing for transition is fixed by IB2-D7, D6, D5

Table 9. Transition play to mute strategy




#### 6.9.1 Auto-mute threshold

The device in play mode is put in mute when the supply voltage gets below the  $V_{lowM}$  threshold.

The muting strategy for this kind of event is reported in *Figure 38*. Both analog and digital mute start when the supply voltage is below  $V_{lowM\_HIGH}$ . The digital mute transition lasts a period  $T_{MUTE}$ . The analog mute attenuation is proportional to Vs; when Vs is at  $V_{lowM\_LOW}$  the mute attenuation is  $A_M$ .

Note that, once it is engaged, the digital mute procedure will apply the  $A_M$  attenuation. It is not possible to stop it and move the device to play mode in advance. The concept of this procedure is to avoid that fast oscillation on Vs can generate fast oscillation on the output.

Figure 38. Low voltage mute attenuation, supply voltage variation (Vs); result digital attenuation (At)



When the battery goes below the auto-mute low threshold, it is possible to disable the digital muting if IB2 D2 = "1". In this case the mute will be only analog.

The digital mute is also disabled during the turn-on diagnostic.

#### 6.9.2 Mute and unmute commutation time

Table 10. Mute and unmute commutation time

Parameter	Test condition	Тур.	Unit
		1.45	
Mute and unmute commutation time		6	
		12	
	Programmable by I <sup>2</sup> C bus register IB2(7:5) F <sub>s</sub> = 44.1 kHz	25	ms
wite and drinidle commutation time		45	1115
		90	
		180	
		370	

### 6.10 Class SBI - Improved high efficiency principle

TDA7803A embeds an improved high efficiency feature that minimizes the power dissipated through the heat sink basing on the musical signal characteristic. All channels are connected to a common bar by means of four power switches. When an input signal goes



DS12195 Rev 7 35/72

under a threshold that depends on the Vs level, the switch will short the corresponding output to the common bar in such a way that it can exchange current with the other channel. The dissipation reduction can be up to 50% compared to standard AB class.

The TDA7803A sets the high efficiency mode by default, but it can be changed through the bits IB0 D3, D2, D1 and D0.

#### 6.11 High power and parallel mode configuration

The TDA7803A is able to support high power applications thanks to its characteristics. Whenever a higher output power with low impedance loads is needed (i.e. 20hm load), it is recommended to enable the current capability enhancer through the IB5[4:1] register.

When needed, the TDA7803A can also support the parallel mode configuration. The functionality is allowed since the two output powers gates (master and slave) are shorted together and only one of the two drivers is effectively working (the master). At the same time the outputs are shorted on the application in such a way to minimize the resistive path.

The I2C bits IB6-d2,d3 are reserved for this function, as it follows:

Bits (D3, D2):

- "00" single channel mode configuration for all channels;
- "01" (ch1 and ch2): parallel mode configuration, (ch3 and ch4): single channel mode configuration;
- "10" (ch1 and ch2): single channel mode configuration, (ch3 and ch4): parallel mode configuration;
- "11" all channels set in parallel mode configuration.

The master channels are channel 1 when ch1 and ch2 are configured in parallel mode, and channel 3 when ch3 and ch4 are configured in parallel mode.

#### 6.12 Power on reset threshold

When  $V_{CC}$  is lower than 4 V the integrity of I2C registers content is not guaranteed. In this case the I2C registers are reset and the TDA7803A is put in Eco-mode state. This event is communicated with a "0" on DB0-d7 I2C bit.



TDA7803A Additional features

#### 7 Additional features

#### 7.1 Noise gating

Noise gating is an automatic noise reduction feature that activates when output signal reaches inaudible levels.

When input signal level falls below -102dBFs the system activity is automatically optimized in order to limit the output noise level as much as possible and permits the full audio chain to bring very low noise level on the output speakers.

The noise gating process has a 100ms observation time before turning on, in order to avoid spurious activations.

The feature is enabled by default and can be disabled selecting IB3-d2.

#### 7.2 Tri-state mode

It can be activated by IB0-4..7= 1. It allows to turn-off one or more channels by individually disabling it or them by turning to a safety mode status (high impedance) whenever an overload is detected by the diagnostics, in order to prevent any other inconveniences. All the other sections not interested by a fault will remain completely operational. The tri-state mode has to be used with the IC preventively set to Standard Class-AB mode (IB0-D0..3 = 1). Not to be used as an alternative to "IB7-D0" command (amp on/off during normal operation)

47/

DS12195 Rev 7 37/72

## 8 I<sup>2</sup>S and TDM bus interface

The audio input port is a three/four-wire synchronous serial interface that can operate only as Slave. Pins SD13 and SD24 are the serial data inputs. The audio data format accepted from TDA7803A is the I<sup>2</sup>S standard.

Input data can also be sent in time division multiplexed (TDM). Pins SCK (bit clock) and WS (frame select) complete the I<sup>2</sup>S interface.

When I2S-clk is lost during amplifier operations a protection circuit acts and puts the amplifier in a safe condition: amplifier short circuit protections are guaranteed, dump protection is guaranteed, signal is muted and outputs bias is under control.

In order to avoid other side effects user should put the amplifier in standby moving STBY pin to 0 V.

# 8.1 I<sup>2</sup>S and TDM input data frame format

The audio data word length for each channel may be up to 24 bit. Either for I2S or TDM mode, the frame for each channel has 32 bit length.

The following table summarizes the frequencies configurations.

System clock frequency (f<sub>SCK</sub>), (MHz) Frequency sampling (Fs) I<sup>2</sup>S standard TDM 4ch TDM 8ch/8+8ch 2.8224 5.6448 11.2896 44.1 (kHz) 3.072 12.288 48 (kHz) 6.144 6.144 96 (kHz) 12.288 24.576 192 (kHz) 12.288 24.576 N.A.

Table 11. System input frequencies



#### I<sup>2</sup>S input data format 8.2

The TDA7803A accepts I<sup>2</sup>S standard interface format as in *Figure 39* and the I<sup>2</sup>C bit configuration is IB3 [D5,D4,D3] = "000".




Figure 39. I<sup>2</sup>S format

#### 8.3 **TDM** input data format

TDM 4-channel is allowed for TDA7803A and it is as in Figure 40. All the channels are sent on the audio data line SD24. The channel's order is 1, 2, 3 and 4. The I<sup>2</sup>C bit configuration is IB3 [D5, D4, D3] = "001".





Figure 40. TDM 16 (8+8) - channel format

TDM 8-channel is also allowed and two devices (device 1 and device 2) can be driven by using just one serial data line SD24. There are two selectable options. When IB3 [D5,D4,D3] = "010" device 1 is first sent; when IB3 [D5,D4,D3] = "011" device 2 is first sent. In Figure 41 TDM 8-channel format is showed.


DS12195 Rev 7 39/72

Figure 41. TDM 8-channel format



The TDM 8 channel is expansible to TDM 16 channel (*Figure 42*) where both SD24 and SD13 data lines are used. All the configurations are selectable via  $I^2C$ .

Figure 42. TDM 16 (8+8) - channel format





## 8.4 Timings requirements

T<sub>SKH</sub>
T<sub>SKL</sub>
T<sub>SKY</sub>
T<sub>DS</sub>
T<sub>DH</sub>
T<sub>DS</sub>
T<sub>DH</sub>
VHI = 1.3V
VLO = 0.8V

Figure 43. Audio interface timing

Table 12. I<sup>2</sup>S interface timing

Symbol	Parameter	note	min	max	unit
Fsck0	SCK (bit clock) frequency	-	-	49.152	MHz
-	SCK (bit clock) frequency tolerance	-	0.9Fsck0	1.1Fsck0	MHz
Tsck	SCK period	-	20	-	ns
-	SCK duty cycle	-	40	60	%
Tsckh	SCK high time	-	6	-	ns
Tsckl	SCK low time	-	6	-	ns
-	SCK transition time	-	-	4	ns
-	WS (word select) frequency	-	-	192	kHz
Twsh	WS high time	I2S standard	25 or 32 Tsck (duty cycle=50%)		ns
Twsh	WS high time	TDM 4- channel	1 Tsck	127 Tsck	ns
Twsh	WS high time	TDM 8 - TDM 16 (8+8) channel	1 Tsck	255 Tsck	ns
Tws	WS setup time	-	5	-	ns
Twh	WS hold time	-	6	-	ns
Tds	SD13 SD24 (data inputs) setup time before SCK rising edge	-	5	-	ns
Tdh	SD13 SD24 (data inputs) hold time after SCK rising edge	-	6	-	ns



For TDM mode:

- WS changes at SCK falling edge, on clock period before the MSB is transmitted
- WS does not need to be symmetrical. It need to stay high for at least 2 SCK period clock. The maximum duration is:
  - $T_{h max} = 127 T_{SCK}$  in TDM 4-channel
  - T<sub>h max</sub> = 255 T<sub>SCK</sub> in TDM 8-channel and TDM 16 (8+8) channels
- The other timings are like in *Table 12*.

## 8.5 Group delay

The group delay is due to the FIR filter first interpolator.

Table 13. Group delay

Fs frequency [KHz]	Group delay [μs]
44.1	489
48	450
96	188
192	80



TDA7803A I<sup>2</sup>C bus interface

## 9 I<sup>2</sup>C bus interface

Data transmission from microprocessor to the TDA7803A and viceversa takes place through the 2 wires I<sup>2</sup>C bus interface, consisting of the two lines SDA and SCL (pull-up resistors to positive supply voltage must be connected).

When I<sup>2</sup>C bus is active, the user can select the IC's operating mode. The diagnostic cycle results are stored into the data byte, and read the instruction and data bytes back.

The protocol used for the bus is depicted in *Figure 44* and comprises:

- a start condition (S)
- a chip Address byte (the LSB bit determines read/write transmission)
- a Subaddress byte
- a sequence of Data (N-bytes + acknowledge)
- a stop condition (P)

Address Subaddress Α <u>Data</u> Address R/W ADD2 ADD1 Subaddress SUBA6 SUBA5 SUBA4 SUBA3 SUBA2 SUBA1 SUBA0 DATA DATA DATA DATA DATA DATA Data DATA DATA GAPG1504160751PS

Figure 44. I<sup>2</sup>C bus protocol description

#### **Description:**

- S = Start
- R/W = '0' => Receive-Mode (Chip could be programmed by uP)
- I = Auto increment; when 1, the address is automatically incremented for each byte transferred
- A = Acknowledge
- P = Stop
- MAX CLOCK SPEED 400kbit/sec

There are four I<sup>2</sup>C addresses (for PowerSO36 package): 1101100, 1101101, 1101111.

For Flexiwatt package only the 1101100 is available.

I<sup>2</sup>C bus interface TDA7803A

#### 9.1 Writing procedure

There are two possible procedures:

 without increment: the I bit is set to 0 and the register to be written is addressed by the subaddress SUB A. Only this register is written by the DATA byte following the subaddress byte.

2. with increment: the I bit is set to 1 and the first register to be written is the one addressed by subaddress SUB A. Then all the registers from SUB A up to stop bit or the reaching of last register are written.

### 9.2 Reading procedure

There are two possible procedures:

- 1. without increment: the I bit is set to 0 and the only register to be read is addressed by the subaddress sent in the previous write procedure.
- 2. with increment: the I bit is set to 1 and the first register to be read is the one addressed by subaddress sent in the previous write procedure. Then all the registers from this subaddress up to stop bit or the reaching of last register are read.

### 9.3 Data validity

The data on the SDA line must be stable during the high period of the clock. The HIGH and LOW state of the data line can only change when the clock signal on the SCL line is LOW.

### 9.4 Start and stop conditions

A start condition is a HIGH to LOW transition of the SDA line while SCL is HIGH.

The stop condition is a LOW to HIGH transition of the SDA line while SCL is HIGH.

### 9.5 Byte format

Every byte transferred to the SDA line must contain 8 bits. Each byte must be followed by an acknowledge bit. The MSB is transferred first.

## 9.6 Acknowledge

The transmitter\* puts a resistive HIGH level on the SDA line during the acknowledge clock pulse. The receiver\*\* has to pull-down (LOW) the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during this clock pulse.

#### \* Transmitter

- = master (µP) when it writes an address or instruction byte to the TDA7803A
- = slave (TDA7803A) when the μP reads a data byte from TDA7803A

#### \*\* Receiver

- = slave (TDA7803A) when the  $\mu P$  writes an address or instruction byte to the TDA7803A
- = master (µP) when it reads a data byte from TDA7803A

44/72 DS12195 Rev 7

TDA7803A I<sup>2</sup>C bus interface

#### 9.7 Address selection

To select the proper I<sup>2</sup>C address a resistor must be connected to ADD pin as follows:

 ADD2
 ADD1
 Rload

 0
 0
 120K < R</td>

 0
 1
 56K < R < 64K</td>

 1
 0
 30K < R < 38K</td>

 1
 1
 R < 15K</td>

Table 14. Address threshold

# 9.8 I<sup>2</sup>C bus timings

This paragraph describes more in detail the  $I^2C$  bus protocol used and its timings. *Figure 45* and *Table 15* include the timings that have to be respected in order to correctly write into/read from the  $I^2C$  registers.




Figure 45. I<sup>2</sup>C bus interface timing

Table 15. I<sup>2</sup>C bus interface timing

Symbol	Parameter	Min	Max	Unit
Fscl	SCL (clock line) frequency	-	400	kHz
Tscl	SCL period	2500	-	ns
Tsclh	SCL high time	0.6	-	μs
Tscll	SCL low time	1.3	-	μs
Tsstart	Setup time for start condition	0.6	-	μs
Thstart	Hold time for start condition	0.6	-	μs
Tsstop	Setup time for stop condition	0.6	-	μs
Tbuf	Bus free time between a stop and a start condition	1.3	-	μs
Tssda	Setup time for data line	100	-	ns
Thsda	Hold time for data line	0 <sup>(1)</sup>	-	ns
Tf	Fall time for SCL and SDA	-	300	ns

<sup>1.</sup> Device must internally provide a hold time of at least 300 ns for the SDA signal to bridge the undefined region of the falling edge of SCL.



DS12195 Rev 7 45/72

# 10 I<sup>2</sup>C registers

## 10.1 Instruction byte

### 10.1.1 IB0 - Subaddress "I0000000h" - default = "00000000"

Table 16. IB0 - Subaddress "I0000000h" - default = "00000000"

Bit	Instruction decoding bit
D7	Channel 4 Tristate Mode  0: off  1: on
D6	Channel 3 Tristate Mode  0: off 1: on
D5	Channel 2 Tristate Mode  0: off 1: on
D4	Channel 1 Tristate Mode  0: off  1: on
D3	Channel 4 Amplifier Mode  0: High Efficiency SBI mode  1: Standard Class AB Mode
D2	Channel 3 Amplifier Mode  0: High Efficiency SBI mode  1: Standard Class AB Mode
D1	Channel 2 Amplifier Mode  0: High Efficiency SBI mode  1: Standard Class AB Mode
D0	Channel 1 Amplifier Mode  0: High Efficiency SBI mode  1: Standard Class AB Mode

46/72 DS12195 Rev 7

TDA7803A I<sup>2</sup>C registers

#### 10.1.2 IB1 - Subaddress "I0000001h" - default = "00000000"

Table 17. IB1 - Subaddress "I0000001h" - default = "00000000"

	1								
Bit	Instruction decoding bit								
	Impeda	Impedance efficiency optimizer (front channels)							
D7	0: Efficiency optimized for 2 ohm								
		ency optimized for 4 ohm							
	Impeda	nce efficiency optimizer (rear channels)							
D6	0: Effic	iency optimized for 2 ohm							
	1: Effici	ency optimized for 4 ohm							
	Digital (	gain selection							
	D4 D5	Digital gain							
D5	0 0	No digital gain							
D4	1 0	+6 dB							
	0 1	+12 dB							
	1 1	Not used							
	Gain Cl	Gain Channel 1 & 3							
	D3 D2	Gain							
D3	0 0 GV1								
D2	0 1	GV2							
	1 0	GV3							
	1 1	GV4							
	Gain Cl	hannel 2 & 4							
	D1 D0	Gain							
D1	0 0	GV1							
D0	0 1	GV2							
	1 0	GV3							
	1 1	GV4							

## 10.1.3 IB2 - Subaddress "I0000010h" - default = "00000000"

Table 18. IB2 - Subaddress "I0000010h" - default = "00000000"

Bit		Instruction decoding bit					
	Mute	Mute Time Setting					
	D7	D6	D5	mute timing (Fs = 44.1 kHz)			
	0	0	0	1.45 ms			
D7	0	0	1	5.8 ms			
D6	0	1	0	11.6 ms			
D5	0	1	1	23.2 ms			
53	1	0	0	46.4 ms			
	1	0	1	92.8 ms			
	1	1	0	185.5 ms			
	1	1	1	371.1 ms			
	Mute	e 1&3					
D4	0: Channels 1 & 3 Muted						
	1: Channels 1 & 3 un-Muted						
	Mute	e 2&4					
D3	0: C	0: Channels 2 & 4 Muted					
	1: C	hanne	ls 2 & 4	4 un-Muted			
	Disa	able diç	gital mu	ute			
D2	0: D	igital	mute (	ON			
	1: Digital mute OFF						
D1	Internal use – set "0"						
	Low	Batte	y Mute	e threshold			
D0	0: 5	.3 V (g	uaran	teed play down to 6 V)			
	1: 7	.3 V (g	uarant	eed play down to 8 V)			

TDA7803A I<sup>2</sup>C registers

#### 10.1.4 IB3 - Subaddress "I0000011h" - default = "00000000"

Table 19. IB3 - Subaddress "I0000011h" - default = "00000000"

Bit		Instruction decoding bit					
	Sam	Sample frequency range (Word select frequency)					
	D7	D6	Sar	mple frequency			
D7-D6	0	0		kHz			
D7-D0	0	1	48 k	:Hz <sup>(1)</sup>			
	1	0	96 k	Hz			
	1	1	192	kHz			
	Digit	tal Inpu	t Forn	nat			
	D5	D4	D3				
	0	0	0	I2S standard			
D5	0	0	1	TDM – 4ch			
D4	0	1	0	TDM – 8ch (SD2_4 input, device 1)			
D3	0	1	1	TDM – 8ch (SD2_4 input device 2)			
	1	0	0	TDM – 16ch (8 + 8) (SD2_4 input - device 1)			
	1	0	1	TDM – 16ch (8 + 8) (SD2_4 input - device 2)			
	1	1	0	TDM – 16ch (8 + 8) (SD1_3 input - device 3)			
	1	1	1	TDM – 16ch (8 + 8) (SD1_3 input - device 4)			
	Noise Gating Function enable/disable						
D2	0: eı	nable					
	1: di	sable					
	Input offset detection						
D1	0: disable						
	1: er	1: enable					
	Digit	tal High	pass	filter enable/disable			
D0	0: disable						
	1: er	nable					

<sup>1.</sup> Configurations IB3 [D7, D6] =00 and 01 are the same from a signal processing point of view. The distinction is needed in order to handle functions timings and duration.

Note: Byte IB3 settings can be changed only if the amplifier is in ECO mode state, otherwise the command is ignored.

#### 10.1.5 IB4 - Subaddress "I0000100h" - default = "00000000"

Table 20. IB4 - Subaddress "I0000100h" - default = "00000000"

Bit	Instruction decoding bit
D7	Internal use – set "0"
D6	Short Fault information on CD/diag pin  0: yes  1: no
D5	Offset information on CD/diag pin. Selection possible only if IB3(0) = "0"  0: yes  1: no
D4	AC diagnostic current threshold  0: high  1: low
D3	AC Diagnostic Enable/Disable  0: disable  1: enable
D2	Channel 1&3 Diagnostic Mode  0: Speaker mode  1: Line Driver mode
D1	Channel 2&4 Diagnostic Mode  0: Speaker mode  1: Line Driver mode
D0	Diagnostic Mode Enable/Disable  0: disable  1: enable

TDA7803A I<sup>2</sup>C registers

#### 10.1.6 IB5 - Subaddress "I0000101h" - default = "00000000"

Table 21. IB5 - Subaddress "I0000101h" - default = "00000000"

Bit	Instruction decoding bit					
	Thermal threshold programmability:					
	D7	D6	Thermal threshold (TWs)			
	0	0	Default (datasheet value)			
D7, D6	0	1	TWs shifted -10°C			
	1	0	TWs shifted -20°C			
	1	1	Not used			
D5	Internal use – set "0"					
	Current ca	Current capability enhancer				
D4, D3,	D4 - D1					
D2, D1	0000 disabled					
	1111 enabled					
D0	Internal use – set "0"					

#### 10.1.7 IB6 - Subaddress "I0000110h" - default = "00000000"

Table 22. IB6 - Subaddress "I0000110h" - default = "00000000"

Bit		Instruction decoding bit					
	Diagnostic pulse stretch						
	D7	D6	D5	Diagnostic timing set			
	0	0	0	Default			
D7	0	0	1	Streched*2			
D6 D5	0	1	0	Streched*4			
20	0	1	1	Streched*8			
	1	0	0	Streched*16			
	Othe	ers		Default			
D4	Internal	use – s	set "0"				
		Parallel mode Configuration					
	D3 D2 (	like LO	ADA,L	LOADB):			
	D3		D2	Load configuration			
D3 D2	0		0	Single channel mode on 1,2,3 & 4 channel			
D2	0		1	Parallel mode only on 1 & 2 channels			
	1		0	Parallel mode only on 3 & 4 channels			
	1		1	Parallel mode on both sides			
D1	Internal use – set "0"						
D0	Internal use – set "0"						

TDA7803A I<sup>2</sup>C registers

#### 10.1.8 IB7 - Subaddress "I0000111h" - default = "00000000"

Table 23. IB7 - Subaddress "I0000111h" - default = "00000000"

D:4									
Bit	Instruction decoding bit								
	Temperature warning information on CDdiag pin								
	D7 D6 D5 Temperature								
D7	0 0 0 TW1								
D6	0 0 1 TW2								
D5	0 1 0 TW3								
	0 1 1 TW4								
	1 x x no thermal warning information on diag pin								
	Clipping detection level for front channels								
	D4 D3								
D4	0 0 threshold 1 for all channel 1 and 3								
D3	0 1 threshold 2 for all channel 1 and 3								
	1 0 threshold 3 for all channel 1 and 3								
	1 1 no clipping for channel 1 and 3								
	Clipping detection level for rear channels								
	D2 D1								
D2	0 0 threshold 1 for all channel 2 and 4								
D1	0 1 threshold 2 for all channel 2 and 4								
	1 0 threshold 3 for all channel 2 and 4								
	1 1 no clipping for channel 2 and 4								
	Amplifier on/off								
D0	0: off								
	1: on								

## 10.2 Data byte

### 10.2.1 DB0 - Subaddress: "I0010000h"

Table 24. DB0 - Subaddress: "I0010000h"

Bit	Instruction decoding bit
D7	Power on reset (POR)  0: the start-up phase to move from 'stand by' state to 'ECO - mode' state is running  1: the device is 'out of stand by'.
D6	Start-up Diagnostic status 0: Turn-on Diag. cycle not activated or not terminated 1: Turn-on Diag. cycle terminated
D5	Diagnostic Data Valid  1: diagnostic data not valid  0: diagnostic data valid
D4	Internal use
D3	Internal use
D2	Internal use
D1	Channel 2 & 4 in mute/play 0: Channel 2 & 4 in play 1: Channel 2 & 4 in mute
D0	Channel 1 & 3 in mute/play 0: Channel 1 & 3 in play 1: Channel 1 & 3 in mute

TDA7803A I<sup>2</sup>C registers

#### 10.2.2 DB1 - Subaddress: "I0010001h" - Channel 1

Table 25. DB1 - Subaddress: "I0010001h" - Channel 1

Bit	Instruction decoding bit
D7	Overcurrent protection Channel 1: 0: Overcurrent protection NOT triggered on CH1 1: Overcurrent protection triggered on CH1
D6	Channel 1 Soft Short present  0: No Soft short  1: Soft Short  (only during turn-on diagnostic)
D5	Channel 1 offset detection 0: No Input offset 1: Input offset detected
D4	Channel 1 Permanent Diagnostic status 0: Permanent diagnostic cycle not activated or not terminated 1: Permanent diagnostic cycle terminated
D3	Channel 1 Normal/Short Load 0: Normal load 1: Short load
D2	Channel 1 Open load 0: No open load 1: Open load detection (only during turn-on diagnostic)
D1	Channel 1 Short to Vcc 0: No Hard short to Vcc 1: Hard short to Vcc
D0	Channel 1 Short to GND 0: No Hard short to GND 1: Hard Short to GND

### 10.2.3 DB2 - Subaddress: "I0010010h" - Channel 2

Table 26. DB2 - Subaddress: "I0010010h" - Channel 2

Bit	Instruction decoding bit
D7	Overcurrent protection Channel 2: 0: Overcurrent protection NOT triggered on CH2 1: Overcurrent protection triggered on CH2
D6	Channel 2 Soft Short present 0: No Soft short 1: Soft Short (only during turn-on diagnostic)
D5	Channel 2 offset detection 0: No Input offset 1: Input offset detected
D4	Channel 2 Permanent Diagnostic status  0: Permanent diagnostic cycle not activated or not terminated  1: Permanent diagnostic cycle terminated
D3	Channel 2 Normal/Short Load 0: Normal load 1: Short load
D2	Channel 2 Open load 0: No open load 1: Open load detection (only during turn-on diagnostic)
D1	Channel 2 Short to Vcc 0: No Hard short to Vcc 1: Hard short to Vcc
D0	Channel 2 Short to GND 0: No short to GND 1: Short to GND

TDA7803A I<sup>2</sup>C registers

#### 10.2.4 DB3 - Subaddress: "I0010011h" - Channel 3

Table 27. DB3 - Subaddress: "I0010011h" - Channel 3

Bit	Instruction decoding bit
D7	Overcurrent protection Channel 3: 0: Overcurrent protection NOT triggered on CH3 1: Overcurrent protection triggered on CH3
D6	Channel 3 Soft Short present  0: No Soft short  1: Soft Short  (only during turn-on diagnostic)
D5	Channel 3 offset detection 0: No Input offset 1: Input offset detected
D4	Channel 3 Permanent Diagnostic status 0: Permanent diagnostic cycle not activated or not terminated 1: Permanent diagnostic cycle terminated
D3	Channel 3 Normal/Short Load 0: Normal load 1: Short load
D2	Channel 3 Open load 0: No open load 1: Open load detection (only during turn-on diagnostic)
D1	Channel 3 Short to Vcc 0: No Hard short to Vcc 1: Hard short to Vcc
D0	Channel 3 Short to GND 0: No short to GND 1: Short to GND

### 10.2.5 DB4 - Subaddress: "I0010100h" - Channel 4

Table 28. DB4 - Subaddress: "I0010100h" - Channel 4

Bit	Instruction decoding bit
D7	Overcurrent protection Channel 4: 0: Overcurrent protection NOT triggered on CH4 1: Overcurrent protection triggered on CH4
D6	Channel 4 Soft Short present  0: No Soft short  1: Soft Short  (only during turn-on diagnostic)
D5	Channel 4 offset detection  0: No Input offset  1: Input offset detected
D4	Channel 4 Permanent Diagnostic status  0: Permanent diagnostic cycle not activated or not terminated  1: Permanent diagnostic cycle terminated
D3	Channel 4 Normal/Short Load 0: Normal load 1: Short load
D2	Channel 4 Open load 0: No open load 1: Open load detection (only during turn-on diagnostic)
D1	Channel 4 Short to Vcc 0: No Hard short to Vcc 1: Hard short to Vcc
D0	Channel 4 Short to GND 0: No short to GND 1: Short to GND

TDA7803A I<sup>2</sup>C registers

#### 10.2.6 DB5 - Subaddress: "I0010101h"

Table 29. DB5 - Subaddress: "I0010101h"

Bit	Instruction decoding bit
D7	AC DIAG – Signal level compatible with AC diag detection 0: Signal ok 1: Signal too high
D6	AC DIAG – Channel 4 tweeter detection 0: Ch4 tweeter not present 1: Ch4 tweeter present
D5	AC DIAG – Channel 3 tweeter detection 0: Ch3 tweeter not present 1: Ch3 tweeter present
D4	AC DIAG – Channel 2 tweeter detection 0: Ch2 tweeter not present 1: Ch2 tweeter present
D3	AC DIAG – Channel 1 tweeter detection 0: Ch1 tweeter not present 1: Ch1 tweeter present
D2	Front channel clip detection 0: No clipping on front channel 1: Clipping on front channel
D1	Rear channel clip detection 0: No clipping on rear channel 1: Clipping on rear channel
D0	PLL lock detector 0: PLL no locked 1: PLL locked

#### 10.2.7 DB6 - Subaddress: "I0010110h"

Table 30. DB6 - Subaddress: "I0010110h"

Bit	Instruction decoding bit
D7	TW1 0: TW1 threshold not trespassed 1: TW1 threshold trespassed
D6	TW2 0: TW2 threshold not trespassed 1: TW2 threshold trespassed
D5	TW3 0: TW3 threshold not trespassed 1: TW3 threshold trespassed
D4	TW4 0: TW4 threshold not trespassed 1: TW4 threshold trespassed
D3	Internal use
D2	Internal use
D1	Internal use
D0	Internal use

#### 10.2.8 DB7 - Subaddress: "I0010111h" - Vcc level ADC conversion

Table 31. DB7 - Subaddress: "I0010111h" - Vcc level ADC conversion

Bit	Instruction decoding bit
D7	Battery Level (7)
D6	Battery Level (6)
D5	Battery Level (5)
D4	Battery Level (4)
D3	Battery Level (3)
D2	Battery Level (2)
D1	Battery Level (1)
D0	Battery Level (0)

# 11 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: <a href="https://www.st.com">www.st.com</a>.

ECOPACK is an ST trademark.

## 11.1 PowerSO-36 (slug up) package information




Table 32. PowerSO-36 (slug up) package mechanical data

Ref	Dimensions						
	Millimeters			Inches <sup>(1)</sup>			
	Min.	Тур.	Max.	Min.	Тур.	Max.	
Α	3.27	-	3.41	0.1287	-	0.1343	
A2	3.1	-	3.18	0.1220	-	0.1252	



DS12195 Rev 7 61/72

Package information TDA7803A

Table 32. PowerSO-36 (slug up) package mechanical data (continued)

	Dimensions						
Ref	Millimeters			Inches <sup>(1)</sup>			
	Min.	Тур.	Max.	Min.	Тур.	Max.	
A4	0.8	-	1.0	0.0315	-	0.0394	
A5	-	0.2	-	-	0.0079	-	
a1	0.03	-	-0.04	0.0012	-	-0.0016	
b	0.22	-	0.38	0.0087	-	0.0150	
С	0.23	-	0.32	0.0091	-	0.0126	
D <sup>(2)</sup>	15.8	-	16.0	0.6220	-	0.6299	
D1	9.4	-	9.8	0.3701	-	0.3858	
D2	-	1.0	-	-	0.0394	-	
E	13.9	-	14.5	0.5472	-	0.5709	
E1 <sup>(2)</sup>	10.9	-	11.1	0.4291	-	0.4370	
E2	-	-	2.9	-	-	0.1142	
E3	5.8	-	6.2	0.2283	-	0.2441	
E4	2.9	-	3.2	0.1142	-	0.1260	
е	-	0.65	-	-	0.0256	-	
e3	-	11.05	-	-	0.4350	-	
G	0	-	0.075	0	-	0.0031	
Н	15.5	-	15.900	0.6102	-	0.6260	
h	-	-	1.1	-	-	0.0433	
L	0.8	-	1.1	0.0315	-	0.0433	
N	-	-	10°	-	-	10°	
S	-	-	8°	-	-	8°	

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

 <sup>&#</sup>x27;D' and 'E1' do not include mold flash or protusions. Mold flash or protusions shall not exceed 0.15mm (0.006").

## 11.2 Flexiwatt 27 (vertical) package information




Figure 47. Flexiwatt 27 (vertical) package outline

Table 33. Flexiwatt 27 (vertical) package mechanical data

	Dimensions					
Ref	Millimeters			Inches <sup>(1)</sup>		
	Min.	Тур.	Max.	Min.	Тур.	Max.
Α	4.45	4.50	4.65	0.1752	0.1772	0.1831
В	1.80	1.90	2.00	0.0709	0.0748	0.0787
С	-	1.40	-	-	0.0551	-
D	0.75	0.90	1.05	0.0295	0.0354	0.0413
E	0.37	0.39	0.42	0.0146	0.0154	0.0165
F <sup>(2)</sup>	-	-	0.57	-	-	0.0224
G	0.80	1.00	1.20	0.0315	0.0394	0.0472
G1	25.75	26.00	26.25	1.0138	1.0236	1.0335
H <sup>(3)</sup>	28.90	29.23	29.30	1.1378	1.1508	1.1535
H1	-	17.00	-	-	0.6693	-
H2	-	12.80	-	-	0.5039	-



DS12195 Rev 7 63/72

Package information TDA7803A

Table 33. Flexiwatt 27 (vertical) package mechanical data (continued)

	Dimensions						
Ref	Millimeters			Inches <sup>(1)</sup>			
	Min.	Тур.	Max.	Min.	Тур.	Max.	
НЗ	-	0.80	-	-	0.0315	-	
L (3)	22.07	22.47	22.87	0.8689	0.8846	0.9004	
L1	18.57	18.97	19.37	0.7311	0.7469	0.7626	
L2 <sup>(3)</sup>	15.50	15.70	15.90	0.6102	0.6181	0.6260	
L3	7.70	7.85	7.95	0.3031	0.3091	0.3130	
L4	-	5	-	-	0.1969	-	
L5	3.35	3.5	3.65	0.1319	0.1378	0.1437	
М	3.70	4.00	4.30	0.1457	0.1575	0.1693	
M1	3.60	4.00	4.40	0.1417	0.1575	0.1732	
N	-	2.20	-	-	0.0866	-	
0	-	2	-	-	0.0787	-	
R	-	1.70	-	-	0.0669	-	
R1	-	0.5	-	-	0.0197	-	
R2	-	0.3	-	-	0.0118	-	
R3	-	1.25	-	-	0.0492	-	
R4	-	0.50	-	-	0.0197	-	
V		5°			5°		
V1		3°		3°			
V2	20°			20°			
V3		45°			45°		

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

<sup>2.</sup> dam-bar protusion not included.

<sup>3.</sup> molding protusion included.

## 11.3 Flexiwatt 27 (SMD) package information

Detail A'
Rosalida 90° CCW
AAUGE PLANE SEATING PLANE
H

H

H2

See detail "A"

See detail "A"

Tesstral, D. Jaz.

GAPGPS03447

Figure 48. Flexiwatt 27 (SMD) package outline

Table 34. Flexiwatt 27 (SMD) package mechanical data

	Dimensions					
Ref	Millimeters			Inches <sup>(1)</sup>		
	Min.	Тур.	Max.	Min.	Тур.	Max.
А	4.45	4.50	4.65	0.1752	0.1772	0.1831
В	2.12	2.22	2.32	0.0835	0.0874	0.0913
С	-	1.40	-	-	0.0551	-
D	-	2.00	-	-	0.0787	-
E	0.36	0.40	0.44	0.0142	0.0157	0.0173
F <sup>(2)</sup>	0.47	0.51	0.57	0.0185	0.0201	0.0224
G <sup>(3)</sup>	0.75	1.00	1.25	0.0295	0.0394	0.0492



DS12195 Rev 7 65/72

Package information TDA7803A

Table 34. Flexiwatt 27 (SMD) package mechanical data (continued)

	Dimensions					
Ref	Millimeters			Inches <sup>(1)</sup>		
	Min.	Тур.	Max.	Min.	Тур.	Max.
G1	25.70	26.00	26.30	1.0118	1.0236	1.0354
G2 <sup>(3)</sup>	1.75	2.00	2.25	0.0689	0.0787	0.0886
H <sup>(2)</sup>	28.85	29.23	29.40	1.1358	1.1508	1.1575
H1	-	17.00	-	-	0.6693	-
H2	-	12.80	-	-	0.5039	-
Н3	-	0.80	-	-	0.0315	-
L <sup>(2)</sup>	15.50	15.70	15.90	0.6102	0.6181	0.6260
L1	7.70	7.85	7.95	0.3031	0.3091	0.3130
L2	14.00	14.20	14.40	0.5512	0.5591	0.5669
L3	11.80	12.00	12.20	0.4646	0.4724	0.4803
L4	1.30	1.48	1.66	0.0512	0.0583	0.0654
L5	2.42	2.50	2.58	0.0953	0.0984	0.1016
L6	0.42	0.50	0.58	0.0165	0.0197	0.0228
M	-	1.50	-	-	0.0591	-
N	-	2.20	-	-	0.0866	-
N1	1.30	1.48	1.66	0.0512	0.0583	0.0654
N2 <sup>(3)</sup>	2.73 <sup>(3)</sup>	2.83	2.93	0.1075	0.1114	0.1154
P <sup>(3)</sup>	4.73	4.83	4.93	0.1862	0.1902	0.1941
R	-	1.70	-	-	0.0669	-
R1	-	0.30	-	-	0.0118	-
R2	0.35	0.40	0.45	0.0138	0.0157	0.0177
R3	0.35	0.40	0.45	0.0138	0.0157	0.0177
R4	-	0.50	-	-	0.0197	-
T <sup>(3)</sup>	-0.08	-	0.10	-0.0031	-	0.0039
aaa <sup>(3)</sup>	-	0.1	-	-	0.0039	-
V	-	45°	-	-	45°	-

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

66/72 DS12195 Rev 7

<sup>2.</sup> Dimension "F" doesn't include dam-bar protrusion. Dimensions "H" and "L" include mold flash or protrusions.

<sup>3.</sup> Golden parameters.

## 11.4 Flexiwatt 27 (horizontal) package information

TRIMPIAL D. Qu.

Figure 49. Flexiwatt 27 (horizontal) package outline

Table 35. Flexiwatt 27 (horizontal) package mechanical data

	Dimensions					
Ref	Millimeters			Inches <sup>(1)</sup>		
	Min.	Тур.	Max.	Min.	Тур.	Max.
А	4.45	4.50	4.65	0.1752	0.1772	0.1831
В	1.80	1.90	2.00	0.0709	0.0748	0.0787
С	-	1.40	-	-	0.0551	-
D	-	2.00	-	-	0.0787	-
Е	0.37	0.39	0.42	0.0146	0.0154	0.0165
F <sup>(2)</sup>	-	-	0.57	-	-	0.0224
G	0.75	1.00	1.25	0.0295	0.0394	0.0492



DS12195 Rev 7 67/72

Package information TDA7803A

Table 35. Flexiwatt 27 (horizontal) package mechanical data (continued)

	Dimensions					
Ref	Millimeters			Inches <sup>(1)</sup>		
	Min.	Тур.	Max.	Min.	Тур.	Max.
G1	25.70	26.00	26.30	1.0118	1.0236	1.0354
H <sup>(3)</sup>	28.90	29.23	29.30	1.1378	1.1508	1.1535
H1	-	17.00	-	-	0.6693	-
H2	-	12.80	-	-	0.5039	-
H3	-	0.80	-	-	0.0315	-
L (3)	21.64	22.04	22.44	0.8520	0.8677	0.8835
L1	10.15	10.50	10.85	0.3996	0.4134	0.4272
L2 <sup>(3)</sup>	15.50	15.70	15.90	0.6102	0.6181	0.6260
L3	7.70	7.85	7.95	0.3031	0.3091	0.3130
L4	-	5	-	-	0.1969	-
L5	5.15	5.45	5.85	0.2028	0.2146	0.2303
М	2.75	3.00	3.50	0.1083	0.1181	0.1378
M1	-	4.73	-	-	0.1862	-
M2	-	5.61	-	-	0.2209	-
N	-	2.20	-	-	0.0866	-
Р	3.20	3.50	3.80	0.1260	0.1378	0.1496
R	-	1.70	-	-	0.0669	-
R1	-	0.5	-	-	0.0197	-
R2	-	0.3	-	-	0.0118	-
R3	-	1.25	-	-	0.0492	-
R4	-	0.50	-	-	0.0197	-
V	5°		5°			
V1	3°			3°		
V2	20°			20°		
V3	45°			45°		

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

<sup>2.</sup> dam-bar protusion not included.


<sup>3.</sup> molding protusion included.

### 11.5 Package marking information

Last two digits
ES: Engineering sample
<br/>
<br

Figure 50. PowerSO-36 marking information





Parts marked as 'ES' are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

DS12195 Rev 7 69/72

Order codes TDA7803A

# 12 Order codes

Table 36. Ordering information

Order code	Package	Packing
TDA7803A-48X	Flexiwatt27 (Vertical)	Tube
TDA7803A-QLX	Flexiwatt27 (Horizontal)	Tube
TDA7803A-8ZX	Flexiwatt27 (SMD)	Tube
TDA7803A-8ZT	Flexiwatt27 (SMD)	Tape & reel
TDA7803A-ZSX	PowerSO36	Tube
TDA7803A-ZST	Fower3030	Tape & reel

TDA7803A Revision history

# 13 Revision history

Table 37. Document revision history

Date	Revision	Changes
16-Jun-2017	1	Initial release.
19-Oct-2017	2	Removed note 1 (Part number not yet released for production.) on <i>Table 35: Ordering information on page 70.</i>
15-Dec-2017	3	Update column note for "T <sub>PLS</sub> and X" parameters in <i>Table 6</i> .
18-Jan-2018	4	Document changed from "Confidential" to "Public", no content change.
15-Jan-2019	5	Corrected in <i>Table 3</i> the value for "C <sub>max</sub> - Maximum capacitor vs. ground connected to the output" from 10 nF to 4.7 nF.
		Updated Table 13: Address threshold on page 45.
25-May-2022	6	Updated:  - Figure 27: Total power dissipation & efficiency vs. Po (2 Ω, SBI, Sine);  - Section 8.5: Group delay.  Minor text changes in:  - Section 6.3: Permanent diagnostic;  - Table 17: IB1 - Subaddress "I0000001h" - default = "00000000";  - Table 19: IB3 - Subaddress "I0000011h" - default = "000000000".
06-Sep-2022	7	Minor text changes in:  - Table 25: DB1 - Subaddress: "I0010001h" - Channel 1;  - Table 26: DB2 - Subaddress: "I0010010h" - Channel 2;  - Table 27: DB3 - Subaddress: "I0010011h" - Channel 3;  - Table 28: DB4 - Subaddress: "I0010100h" - Channel 4.  Removed:  - Figure 16. Vo vs. Vin (Gv1-2-3-4 settings);  - Figure 17. Vo vs. Vin (Gv1-2-3-4 settings + 6 dB  - dig. gain).

#### **IMPORTANT NOTICE - READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2022 STMicroelectronics - All rights reserved

72/72 DS12195 Rev 7