

EFM8 Universal Bee Family EFM8UB3 Data Sheet



These devices offer high value by integrating an innovative energy-smart USB peripheral interface, charger detect circuit, 8 kV ESD protection, and enhanced high speed communication interfaces into small packages, making them ideal for space-constrained USB applications. With an efficient 8051 core and precision analog, the EFM8UB3 family is also optimal for embedded applications.


EFM8UB3 applications include the following:

- · USB I/O controls
- · Docking stations/USB hubs
- · Dongles

- · Consumer electronics
- · USB Type-C converters
- · USB Type-C billboard/alternate mode

KEY FEATURES

- Pipelined 8-bit C8051 core with 48 MHz maximum operating frequency
- Up to 17 multifunction I/O pins
- Low Energy USB with full- and low-speed support saves up to 90% of the USB energy
- USB charger detect circuit (USB-BCS 1.2 compliant)
- One 12-bit ADC and two analog comparators with internal voltage DAC as reference input
- · Six 16-bit timers
- · UART and SMBus master/slave
- · Priority crossbar for flexible pin mapping



1. Feature List

The EFM8UB3 highlighted features are listed below.

· High-speed CIP-51 MCU Core

- Pipelined instruction architecture; executes 70% of instruction set in 1 or 2 system clocks
- Up to 48 MIPS throughput with 48 MHz clock
- · Uses standard 8051 instruction set
- · Expanded interrupt handler

Memory

- · 40 KB Flash
- · Flash is in-system programmable in 512-byte sectors
- · 3328 bytes RAM, including:
 - · 256 bytes standard 8051 RAM
 - · 2048 bytes on-chip XRAM
 - · 1024 bytes of USB buffer

· On-chip Debug

- On-chip debug circuitry facilitates full speed, non-intrusive in-system debug (no emulator required)
- Provides 4 hardware breakpoints, single stepping, inspect/ modify memory and registers

· 12-bit Analog-to-Digital Converter

- · Multiple selectable inputs
- Up to 800 ksps 10-bit mode
- Precise Internal VREF 1.65 V or external VREF supported

Clock Sources

- 48 MHz ± 1.5% precision internal oscillator and ±0.25% using USB clock recovery
- 24.5 MHz low power internal oscillator with ±2% accuracy
- 80 kHz low-frequency, low power internal oscillator (LFO).
- · External CMOS clock option
- Flexible clock divider: Reduce frequency by up to 128x from any clock source

· 2 x Analog Comparators

- · Multiplexed selectable inputs
- Integrated 6-bit programmable reference voltage selectable as comparator input channel
- · Programmable hysteresis and response time
- 400 nA current consumption in low power mode

Power Management

- 5 V-input LDO regulator for direct connection to USB supply
 - External LDO is needed for USB-C VBUS powered applications that require more than 5 V.
- · Internal low dropout (LDO) regulator for CPU core voltage
- · Power-on reset and brownout detect circuit
- Multiple power modes supported to minimize power consumption while maintaining performance

General-Purpose I/O

- Up to 17 pins
- V_{IO} + 2.5 V tolerant; push-pull or open-drain
- Priority crossbar to support flexible digital peripheral pin assignments

Timers/Counters/PWM

- · 6 general purpose 16-bit counters/timers
- 16-bit Programmable Counter Array (PCA) with 3 channels of PWM, capture/compare, or frequency output capability, and hardware kill/safe state capability
- Independent watchdog timer, clocked from the low frequency oscillator

· Communication Interfaces and Digital Peripherals

- UART, up to 3 Mbaud
- SMBus (1 Mbps)
- USB 2.0-compliant full speed with integrated low-power transceiver, 4 bidirectional endpoints and dedicated 1024byte buffer
- 16-bit CRC unit, supporting automatic CRC of flash at 256byte boundaries

· Single Voltage Supply

- · (VREGIN shorted to VDD): 2.3 to 3.6 V
- (VREGIN not shorted to VDD): 2.7 to 5.25 V

Pre-loaded USB Bootloader

- Package Options: QFN20, QFN24, QSOP24
- Temperature Range: -40 to +85 °C

With on-chip power-on reset, voltage supply monitor, watchdog timer, and clock oscillator, the EFM8UB3 devices are truly standalone system-on-a-chip solutions. The flash memory is reprogrammable in-circuit, providing nonvolatile data storage and allowing field upgrades of the firmware. The on-chip debugging interface (C2) allows non-intrusive (uses no on-chip resources), full speed, in-circuit debugging using the production MCU installed in the final application. This debug logic supports inspection and modification of memory and registers, setting breakpoints, single stepping, and run and halt commands. All analog and digital peripherals are fully functional while debugging. Devices are available in 20-pin QFN, 24-pin QFN, or 24-pin QSOP packages. All package options are lead-free and RoHS compliant.

2. Ordering Information




Figure 2.1. EFM8UB3 Part Numbering

All EFM8UB3 family members have the following features:

- CIP-51 Core running up to 48 MHz
- Three Internal Oscillators (48 MHz, 24.5 MHz, and 80 kHz)
- USB Full/Low speed Function Controller
- SMBus
- SPI
- UART
- 3-Channel Programmable Counter Array (PWM, Clock Generation, Capture/Compare)
- · Six 16-bit Timers
- · Four Configurable Logic Units
- · 2 Analog Comparators
- 12-bit Analog-to-Digital Converter with integrated multiplexer, voltage reference, and temperature sensor
- · 16-bit CRC Unit
- · Pre-loaded USB bootloader

In addition to these features, each part number in the EFM8UB3 family has a set of features that vary across the product line. The product selection guide shows the features available on each family member.

Table 2.1. Product Selection Guide

Ordering Part Number	Flash Memory (kB)	RAM (Bytes)	Digital Port I/Os (Total)	ADC0 Channels	Comparator 0 Inputs	Comparator 1 Inputs	Pb-free (RoHS Compliant)	Temperature Range	Package
EFM8UB31F40G-A-QSOP24	40	3328	17	16	8	8	Yes	-40 to +85 °C	QSOP24
EFM8UB31F40G-A-QFN24	40	3328	17	16	8	8	Yes	-40 to +85 °C	QFN24
EFM8UB30F40G-A-QFN20	40	3328	13	12	8	4	Yes	-40 to +85 °C	QFN20

Table of Contents

1.	Feature List	. 2
2.	Ordering Information	. 3
3.	System Overview	. 6
	3.1 Introduction	. 6
	3.2 Power	. 7
	3.3 I/O	. 7
	3.4 Clocking	. 8
	3.5 Counters/Timers and PWM	. 8
	3.6 Communications and Other Digital Peripherals	.10
	3.7 Analog	.12
	3.8 Reset Sources	
	3.9 Debugging	
	3.10 Bootloader	
4.	Electrical Specifications	
	4.1 Electrical Characteristics	
	4.1.2 Power Consumption	.19
	4.1.4 Flash Memory	.20
	4.1.5 Power Management Timing	
	4.1.6 Internal Oscillators	
	4.1.7 External Clock Input	
	4.1.8 ADC	
	4.1.9 Voltage Reference	
	4.1.10 Temperature Sensor	
	4.1.12 1.8 V Internal LDO Voltage Regulator	
	4.1.13 Comparators	
	4.1.14 Configurable Logic	.26
	4.1.15 Port I/O	
	4.1.16 USB Transceiver	
	4.1.17 SMBus	
	4.2 Thermal Conditions	
	4.3 Absolute Maximum Ratings	.32
5.	Typical Connection Diagrams	. 33
	5.1 Power	.33
	5.2 USB	.35
	5.3 Debug	.37
	5.4 Other Connections	.37

silabs.com Buildi	ing a more connected world.	Rev. 1.1 5
40t	ing a more connected world.	Rev. 1.1 5
10. Revision	n History	61
9.3 QFN2	20 Package Marking	
9.2 QFN	20 PCB Land Pattern	
9. QFN20 Pa	ackage Specifications	57
	•	
	age Dimensions	
	Package Specifications	
	age Marking	
	Land Pattern	
	24 Package Dimensions	
7. QFN24 Pa	ackage Specifications	49
6.3 EFM8	BUB3x-QFN20	
	BUB3x-QFN24 Pin Definitions	
	BUB3x-QSOP24 Pin Definitions	
o. Pin Delini	itions	38

3. System Overview

3.1 Introduction




Figure 3.1. Detailed EFM8UB3 Block Diagram

This section describes the EFM8UB3 family at a high level.

For more information on the device packages and pinout, electrical specifications, and typical connection diagrams, see the EFM8UB3 Data Sheet. For more information on each module including register definitions, see the EFM8UB3 Reference Manual. For more information on any errata, see the EFM8UB3 Errata.

3.2 Power

Control over the device power consumption can be achieved by enabling/disabling individual peripherals as needed. Each analog peripheral can be disabled when not in use and placed in low power mode. Digital peripherals, such as timers and serial buses, have their clocks gated off and draw little power when they are not in use.

Table 3.1. Power Modes

Power Mode	Details	Mode Entry	Wake-Up Sources
Normal	Core and all peripherals clocked and fully operational	_	-
Idle	Core halted All peripherals clocked and fully operational Code resumes execution on wake event	Set IDLE bit in PCON0	Any interrupt
Suspend	 Core and peripheral clocks halted HFOSC0 and HFOSC1 oscillators stopped Regulators in normal bias mode for fast wake Timer 3 and 4 may clock from LFOSC0 Code resumes execution on wake event 	1. Switch SYSCLK to HFOSC0 2. Set SUSPEND bit in PCON1	 USB0 Bus Activity Timer 4 Event SPI0 Activity Port Match Event Comparator 0 Falling Edge CLUn Interrupt-Enabled Event
Stop	 All internal power nets shut down 5V regulator remains active (if enabled) Internal 1.8 V LDO on Pins retain state Exit on any reset source 	1. Clear STOPCF bit in REG0CN 2. Set STOP bit in PCON0	Any reset source
Snooze	 Core and peripheral clocks halted HFOSC0 and HFOSC1 oscillators stopped Regulators in low bias current mode for energy savings Timer 3 and 4 may clock from LFOSC0 Code resumes execution on wake event 	1. Switch SYSCLK to HFOSC0 2. Set SNOOZE bit in PCON1	 USB0 Bus Activity Timer 4 Event SPI0 Activity Port Match Event Comparator 0 Falling Edge CLUn Interrupt-Enabled Event
Shutdown	 All internal power nets shut down 5V regulator remains active (if enabled) Internal 1.8 V LDO off to save energy Pins retain state Exit on pin or power-on reset 	1. Set STOPCF bit in REG0CN 2. Set STOP bit in PCON0	RSTb pin reset Power-on reset

3.3 I/O

Digital and analog resources are externally available on the device's multi-purpose I/O pins. Port pins P0.0-P1.6 can be defined as general-purpose I/O (GPIO), assigned to one of the internal digital resources through the crossbar or dedicated channels, or assigned to an analog function. Port pins P2.0 and P2.1 can be used as GPIO. Additionally, the C2 Interface Data signal (C2D) is shared with P2.0.

The port control block offers the following features:

- Up to 17 multi-functions I/O pins, supporting digital and analog functions.
- · Flexible priority crossbar decoder for digital peripheral assignment.
- · Two drive strength settings for each port.
- Two direct-pin interrupt sources with dedicated interrupt vectors (INT0 and INT1).
- Up to 17 direct-pin interrupt sources with shared interrupt vector (Port Match).

3.4 Clocking

The CPU core and peripheral subsystem may be clocked by both internal and external oscillator resources. By default, the system clock comes up running from the 24.5 MHz oscillator divided by 8.

The clock control system offers the following features:

- · Provides clock to core and peripherals.
- 24.5 MHz internal oscillator (HFOSC0), accurate to ±2% over supply and temperature corners.
- 48 MHz internal oscillator (HFOSC1), accurate to ±1.5% over supply and temperature corners.
- 80 kHz low-frequency oscillator (LFOSC0).
- External CMOS clock input (EXTCLK).
- · Clock divider with eight settings for flexible clock scaling:
 - Divide the selected clock source by 1, 2, 4, 8, 16, 32, 64, or 128.
 - HFOSC0 and HFOSC1 include 1.5x pre-scalers for further flexibility.

3.5 Counters/Timers and PWM

Programmable Counter Array (PCA0)

The programmable counter array (PCA) provides multiple channels of enhanced timer and PWM functionality while requiring less CPU intervention than standard counter/timers. The PCA consists of a dedicated 16-bit counter/timer and one 16-bit capture/compare module for each channel. The counter/timer is driven by a programmable timebase that has flexible external and internal clocking options. Each capture/compare module may be configured to operate independently in one of five modes: Edge-Triggered Capture, Software Timer, High-Speed Output, Frequency Output, or Pulse-Width Modulated (PWM) Output. Each capture/compare module has its own associated I/O line (CEXn) which is routed through the crossbar to port I/O when enabled.

- · 16-bit time base
- · Programmable clock divisor and clock source selection
- · Up to three independently-configurable channels
- 8, 9, 10, 11 and 16-bit PWM modes (center or edge-aligned operation)
- · Output polarity control
- · Frequency output mode
- · Capture on rising, falling or any edge
- Compare function for arbitrary waveform generation
- · Software timer (internal compare) mode
- · Can accept hardware "kill" signal from comparator 0 or comparator 1



Timers (Timer 0, Timer 1, Timer 2, Timer 3, Timer 4, and Timer 5)

Several counter/timers are included in the device: two are 16-bit counter/timers compatible with those found in the standard 8051, and the rest are 16-bit auto-reload timers for timing peripherals or for general purpose use. These timers can be used to measure time intervals, count external events and generate periodic interrupt requests. Timer 0 and Timer 1 are nearly identical and have four primary modes of operation. The other timers offer both 16-bit and split 8-bit timer functionality with auto-reload and capture capabilities.

Timer 0 and Timer 1 include the following features:

- Standard 8051 timers, supporting backwards-compatibility with firmware and hardware.
- · Clock sources include SYSCLK, SYSCLK divided by 12, 4, or 48, the External Clock divided by 8, or an external pin.
- 8-bit auto-reload counter/timer mode
- · 13-bit counter/timer mode
- · 16-bit counter/timer mode
- · Dual 8-bit counter/timer mode (Timer 0)

Timer 2, Timer 3, Timer 4, and Timer 5 are 16-bit timers including the following features:

- Clock sources for all timers include SYSCLK, SYSCLK divided by 12, or the External Clock divided by 8
- · LFOSC0 divided by 8 may be used to clock Timer 3 and Timer 4 in active or suspend/snooze power modes
- Timer 4 is a low-power wake source, and can be chained together with Timer 3
- · 16-bit auto-reload timer mode
- Dual 8-bit auto-reload timer mode
- · External pin capture
- · LFOSC0 capture
- · Comparator 0 capture
- · USB Start-of-Frame (SOF) capture
- · Configurable Logic output capture

Watchdog Timer (WDT0)

The device includes a programmable watchdog timer (WDT) running off the low-frequency oscillator. A WDT overflow forces the MCU into the reset state. To prevent the reset, the WDT must be restarted by application software before overflow. If the system experiences a software or hardware malfunction preventing the software from restarting the WDT, the WDT overflows and causes a reset. Following a reset, the WDT is automatically enabled and running with the default maximum time interval. If needed, the WDT can be disabled by system software or locked on to prevent accidental disabling. Once locked, the WDT cannot be disabled until the next system reset. The state of the RST pin is unaffected by this reset.

The Watchdog Timer has the following features:

- · Programmable timeout interval
- · Runs from the low-frequency oscillator
- · Lock-out feature to prevent any modification until a system reset



3.6 Communications and Other Digital Peripherals

Universal Serial Bus (USB0)

The USB0 peripheral provides a full-speed USB 2.0 compliant device controller and PHY with additional Low Energy USB features. The device supports both full-speed (12MBit/s) and low speed (1.5MBit/s) operation, and includes a dedicated USB oscillator with clock recovery mechanism for crystal-free operation. No external components are required. The USB function controller (USB0) consists of a Serial Interface Engine (SIE), USB transceiver (including matching resistors and configurable pull-up resistors), and 1 KB FIFO block. The Low Energy Mode ensures the current consumption is optimized and enables USB communication on a strict power budget.

The USB0 module includes the following features:

- · Full and Low Speed functionality.
- · Implements 4 bidirectional endpoints.
- Low Energy Mode to reduce active supply current based on bus bandwidth.
- USB 2.0 compliant USB peripheral support (no host capability).
- · Direct module access to 1 KB of RAM for FIFO memory.
- Clock recovery to meet USB clocking requirements with no external components.
- · Charger detection circuitry with automatic detection of SDP, CDP, and DCP interfaces.
- D+ and D- can be routed to ADC input to support ACM and proprietary charger architectures.

Universal Asynchronous Receiver/Transmitter (UART1)

UART1 is an asynchronous, full duplex serial port offering a variety of data formatting options. A dedicated baud rate generator with a 16-bit timer and selectable prescaler is included, which can generate a wide range of baud rates. A received data FIFO allows UART1 to receive multiple bytes before data is lost and an overflow occurs.

UART1 provides the following features:

- · Asynchronous transmissions and receptions.
- Dedicated baud rate generator supports baud rates up to SYSCLK/2 (transmit) or SYSCLK/8 (receive).
- 5, 6, 7, 8, or 9 bit data.
- · Automatic start and stop generation.
- Automatic parity generation and checking.
- · Four byte FIFO on transmit and receive.
- · Auto-baud detection.
- · LIN break and sync field detection.
- · CTS / RTS hardware flow control.

Serial Peripheral Interface (SPI0)

The serial peripheral interface (SPI) module provides access to a flexible, full-duplex synchronous serial bus. The SPI can operate as a master or slave device in both 3-wire or 4-wire modes, and supports multiple masters and slaves on a single SPI bus. The slave-select (NSS) signal can be configured as an input to select the SPI in slave mode, or to disable master mode operation in a multi-master environment, avoiding contention on the SPI bus when more than one master attempts simultaneous data transfers. NSS can also be configured as a firmware-controlled chip-select output in master mode, or disabled to reduce the number of pins required. Additional general purpose port I/O pins can be used to select multiple slave devices in master mode.

- Supports 3- or 4-wire master or slave modes.
- · Supports external clock frequencies up to 12 Mbps in master or slave mode.
- · Support for all clock phase and polarity modes.
- 8-bit programmable clock rate (master).
- Programmable receive timeout (slave).
- Two byte FIFO on transmit and receive.
- Can operate in suspend or snooze modes and wake the CPU on reception of a byte.
- Support for multiple masters on the same data lines.

System Management Bus / I2C (SMB0)

The SMBus I/O interface is a two-wire, bi-directional serial bus. The SMBus is compliant with the System Management Bus Specification, version 1.1, and compatible with the I²C serial bus.

The SMBus module includes the following features:

- Standard (up to 100 kbps), Fast (400 kbps), and Fast Mode Plus (1 Mbps) transfer speeds
- · Support for master, slave, and multi-master modes
- · Hardware synchronization and arbitration for multi-master mode
- · Clock low extending (clock stretching) to interface with faster masters
- · Hardware support for 7-bit slave and general call address recognition
- Firmware support for 10-bit slave address decoding
- · Ability to inhibit all slave states
- · Programmable data setup/hold times
- Transmit and receive FIFOs (two-byte) to help increase throughput in faster applications

16-bit CRC (CRC0)

The cyclic redundancy check (CRC) module performs a CRC using a 16-bit polynomial. CRC0 accepts a stream of 8-bit data and posts the 16-bit result to an internal register. In addition to using the CRC block for data manipulation, hardware can automatically CRC the flash contents of the device.

The CRC module is designed to provide hardware calculations for flash memory verification and communications protocols. The CRC module supports the standard CCITT-16 16-bit polynomial (0x1021), and includes the following features:

- · Support for CCITT-16 polynomial
- · Byte-level bit reversal
- · Automatic CRC of flash contents on one or more 256-byte blocks
- · Initial seed selection of 0x0000 or 0xFFFF

Configurable Logic Units (CLU0, CLU1, CLU2, and CLU3)

The Configurable Logic block consists of multiple Configurable Logic Units (CLUs). CLUs are flexible logic functions which may be used for a variety of digital functions, such as replacing system glue logic, aiding in the generation of special waveforms, or synchronizing system event triggers.

- · Four configurable logic units (CLUs), with direct-pin and internal logic connections
- Each unit supports 256 different combinatorial logic functions (AND, OR, XOR, muxing, etc.) and includes a clocked flip-flop for synchronous operations
- · Units may be operated synchronously or asynchronously
- · May be cascaded together to perform more complicated logic functions
- Can operate in conjunction with serial peripherals such as UART and SPI or timing peripherals such as timers and PCA channels
- Can be used to synchronize and trigger multiple on-chip resources (ADC, Timers, etc.)
- · Asynchronous output may be used to wake from low-power states



3.7 Analog

12-Bit Analog-to-Digital Converter (ADC0)

The ADC is a successive-approximation-register (SAR) ADC with 12-, 10-, and 8-bit modes, integrated track-and hold and a programmable window detector. The ADC is fully configurable under software control via several registers. The ADC may be configured to measure different signals using the analog multiplexer. The voltage reference for the ADC is selectable between internal and external reference sources.

- · Up to 16 external inputs.
- · Single-ended 12-bit and 10-bit modes.
- Supports an output update rate of 200 ksps samples per second in 12-bit mode or 800 ksps samples per second in 10-bit mode
- Operation in low power modes at lower conversion speeds.
- Asynchronous hardware conversion trigger, selectable between software, external I/O, internal timer sources, and configurable logic (CLU) sources.
- · Output data window comparator allows automatic range checking.
- Support for burst mode, which produces one set of accumulated data per conversion-start trigger with programmable power-on settling and tracking time.
- Conversion complete and window compare interrupts supported.
- Flexible output data formatting.
- Includes an internal fast-settling reference with two levels (1.65 V and 2.4 V) and support for external reference and signal ground.
- · Integrated temperature sensor.

Low Current Comparators (CMP0, CMP1)

Analog comparators are used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is higher. External input connections to device I/O pins and internal connections are available through separate multiplexers on the positive and negative inputs. Hysteresis, response time, and current consumption may be programmed to suit the specific needs of the application.

The comparator includes the following features:

- Up to 8 (CMP0) or 8 (CMP1) external positive inputs
- Up to 8 (CMP0) or 8 (CMP1) external negative inputs
- · Additional input options:
 - · Internal connection to LDO output
 - · Direct connection to GND
 - · Direct connection to VDD
 - · Dedicated 6-bit reference DAC
- · Synchronous and asynchronous outputs can be routed to pins via crossbar
- Programmable hysteresis between 0 and ±20 mV
- · Programmable response time
- · Interrupts generated on rising, falling, or both edges
- · PWM output kill feature

3.8 Reset Sources

Reset circuitry allows the controller to be easily placed in a predefined default condition. On entry to this reset state, the following occur:

- · The core halts program execution.
- Module registers are initialized to their defined reset values unless the bits reset only with a power-on reset.
- · External port pins are forced to a known state.
- · Interrupts and timers are disabled.

All registers are reset to the predefined values noted in the register descriptions unless the bits only reset with a power-on reset. The contents of RAM are unaffected during a reset; any previously stored data is preserved as long as power is not lost. The Port I/O latches are reset to 1 in open-drain mode. Weak pullups are enabled during and after the reset. For Supply Monitor and power-on resets, the RSTb pin is driven low until the device exits the reset state. On exit from the reset state, the program counter (PC) is reset, and the system clock defaults to an internal oscillator. The Watchdog Timer is enabled, and program execution begins at location 0x0000.

Reset sources on the device include:

- · Power-on reset
- · External reset pin
- · Comparator reset
- Software-triggered reset
- · Supply monitor reset (monitors VDD supply)
- · Watchdog timer reset
- · Missing clock detector reset
- · Flash error reset
- · USB reset

3.9 Debugging

The EFM8UB3 devices include an on-chip Silicon Labs 2-Wire (C2) debug interface to allow flash programming and in-system debugging with the production part installed in the end application. The C2 interface uses a clock signal (C2CK) and a bi-directional C2 data signal (C2D) to transfer information between the device and a host system. See the C2 Interface Specification for details on the C2 protocol.

3.10 Bootloader

All devices come pre-programmed with a USB bootloader. This bootloader resides in the code security page and last pages of code flash; it can be erased if it is not needed.

The byte before the Lock Byte is the Bootloader Signature Byte. Setting this byte to a value of 0xA5 indicates the presence of the bootloader in the system. Any other value in this location indicates that the bootloader is not present in flash.

When a bootloader is present, the device will jump to the bootloader vector after any reset, allowing the bootloader to run. The bootloader then determines if the device should stay in bootload mode or jump to the reset vector located at 0x0000. When the bootloader is not present, the device will jump to the reset vector of 0x0000 after any reset.

More information about the bootloader protocol and usage can be found in *AN945: EFM8 Factory Bootloader User Guide*. Application notes can be found on the Silicon Labs website (www.silabs.com/8bit-appnotes) or within Simplicity Studio in the [**Documentation**] area.




Figure 3.2. Flash Memory Map with Bootloader—40 KB Devices

Table 3.2. Summary of Pins for Bootloader Communication

Bootloader	Pins for Bootload Communication
USB	VBUS
	D+
	D-

Table 3.3. Summary of Pins for Bootload Mode Entry

Device Package	Pin for Bootload Mode Entry
QFN24	P2.0 / C2D
QSOP24	P2.0 / C2D
QFN20	P2.0 / C2D
Not Recommended with the commendation of the c	A FOIL MEIN Desiloll.

4. Electrical Specifications

4.1 Electrical Characteristics

All electrical parameters in all tables are specified under the conditions listed in 4.1.1 Recommended Operating Conditions, unless stated otherwise.

4.1.1 Recommended Operating Conditions

Table 4.1. Recommended Operating Conditions

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Operating Supply Voltage on VDD	V_{DD}		2.3 1		3.6	V
Operating Supply Voltage on VIO 3, 4	V _{IO}		1.71		V_{DD}	V
Operating Supply Voltage on VRE-GIN ¹	V _{REGIN}		3.0 1	7	5.5	V
System Clock Frequency	f _{SYSCLK}		0	_	48	MHz
Operating Ambient Temperature	T _A		-40	_	85	°C

Note:

- 1. Standard USB compliance tests require 3.0 V on VDD for compliant operation. If using the internal regulator to supply this voltage on VDD, the minimum regulator input voltage is 3.7 V.
- 2. All voltages with respect to GND.
- 3. On devices without a VIO pin, $V_{IO} = V_{DD}$.
- 4. GPIO levels are undefined whenever VIO is less than 1 V.

4.1.2 Power Consumption

Table 4.2. Power Consumption

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Digital Core Supply Current						C
Normal Mode-Full speed with code executing from flash	I _{DD}	F _{SYSCLK} = 48 MHz (HFOSC1) ²	_	9.6	10.5	mA
executing from hash		F _{SYSCLK} = 24.5 MHz (HFOSC0) ²	_	4.6	5.3	mA
		F _{SYSCLK} = 1.53 MHz (HFOSC0) ²	_	616	7	μА
		F _{SYSCLK} = 80 kHz ³	_	131		μA
Idle Mode-Core halted with peripherals running	I _{DD}	F _{SYSCLK} = 48 MHz (HFOSC1) ²	_	7.1	7.8	mA
Crais running		F _{SYSCLK} = 24.5 MHz (HFOSC0) ²	_	3.4	3.9	mA
		F _{SYSCLK} = 1.53 MHz (HFOSC0) ²	_	550	_	μA
		F _{SYSCLK} = 80 kHz ³	1	139	_	μA
Suspend Mode-Core halted and	I _{DD}	LFO Running	2	125	_	μA
high frequency clocks stopped, Supply monitor off.		LFO Stopped	_	120	_	μA
Snooze Mode-Core halted and	I _{DD}	LFO Running	_	25	_	μA
high frequency clocks stopped. Regulator in low-power state, Supply monitor off.		LFO Stopped	_	20	_	μΑ
Stop Mode—Core halted and all clocks stopped,Internal LDO On, Supply monitor off.	I _{DD}	780	_	120	_	μА
Shutdown Mode—Core halted and all clocks stopped,Internal LDO Off, Supply monitor off.	I _{DD}	2,1	_	0.35	_	μА
Analog Peripheral Supply Current	ts					
High-Frequency Oscillator 0	I _{HFOSC0}	Operating at 24.5 MHz,	_	122	_	μA
		T _A = 25 °C				
High-Frequency Oscillator 1	HFOSC1	Operating at 48 MHz,	_	910	_	μA
		T _A = 25 °C				
Low-Frequency Oscillator	I _{LFOSC}	Operating at 80 kHz,	_	4.2	_	μA
		T _A = 25 °C				

1 1			Тур		Unit
ADC0 Always-on ⁴	800 ksps, 10-bit conversions or	_	850	1085	μA
	200 ksps, 12-bit conversions				
	Normal bias settings				
	V _{DD} = 3.0 V				
	250 ksps, 10-bit conversions or	_	420	545	μA
	62.5 ksps 12-bit conversions				
	Low power bias settings				
	V _{DD} = 3.0 V			5	
	200 ksps, V _{DD} = 3.0 V	_	385	G	μA
conversions, external reference	100 ksps, V _{DD} = 3.0 V	_	193) –	μA
	10 ksps, V _{DD} = 3.0 V	_	20	_	μA
	200 ksps, V _{DD} = 3.0 V	-	495	_	μA
conversions, internal reference, Low power bias settings	100 ksps, V _{DD} = 3.0 V	1	250	_	μA
	10 ksps, V _{DD} = 3.0 V	1	25.5	_	μA
	100 ksps, V _{DD} = 3.0 V	_	520	_	μA
conversions, external reference	50 ksps, V _{DD} = 3.0 V	_	260	_	μA
	10 ksps, V _{DD} = 3.0 V	_	53	_	μA
ADC0 Burst Mode, 12-bit single I _{ADC}	100 ksps, V _{DD} = 3.0 V,	_	970	_	μA
conversions, internal reference	Normal bias				
	50 ksps, V _{DD} = 3.0 V,	_	425	_	μA
	Low power bias				
	10 ksps, V _{DD} = 3.0 V,	_	86	_	μA
	Low power bias				
· J VILLIO	Normal Power Mode	_	690	765	μA
on ⁵	Low Power Mode	_	166	195	μΑ
Temperature Sensor I _{TSENSE}		_	68	110	μA
Comparator 0 (CMP0, CMP1) I _{CMP}	CPMD = 11	_	0.5	_	μA
	CPMD = 10	_	3	_	μA
	CPMD = 01	_	9.1	_	μA
	CPMD = 00		24.2		μA
Comparator Reference ⁶ I _{CPREF}		_	25.3	_	μΑ
Voltage Supply Monitor (VMON0) I _{VMON}		_	14	20	μΑ

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
5V Regulator	I _{VREG}	Normal Mode	_	260	375	μΑ
		(SUSEN = 0, BIASENB = 0)				
		Suspend Mode	_	67	123	μΑ
		(SUSEN = 1, BIASENB = 0)				
		Bias Disabled	_	1.8	16	μA
		(BIASENB = 1)				
		Disabled	_	2.5	-	nA
		(BIASENB = 1, REG1ENB = 1)			5	
USB (USB0) Full-Speed	I _{USB}	Low Energy Mode, 64 byte 1ms IN Interrupt transfers	_	850		μА
		Low Energy Mode, 64 byte 1ms OUT Interrupt transfers	_	250	_	μА
		Low Energy Mode, Idle (SOF only)		50	_	μΑ

Note:

- 1. Currents are additive. For example, where I_{DD} is specified and the mode is not mutually exclusive, enabling the functions increases supply current by the specified amount.
- 2. Includes supply current from internal LDO regulator, supply monitor, and High Frequency Oscillator.
- 3. Includes supply current from internal LDO regulator, supply monitor, and Low Frequency Oscillator.
- 4. ADC0 always-on power excludes internal reference supply current.
- 5. The internal reference is enabled as-needed when operating the ADC in burst mode to save power.
- 6. This value is the current sourced from the pin or supply selected as the full-scale reference to the comparator DAC.

4.1.3 Reset and Supply Monitor

Table 4.3. Reset and Supply Monitor

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
VDD Supply Monitor Threshold	V_{VDDM}		2.16	2.23	2.29	V
Power-On Reset (POR) Threshold	V _{POR}	Rising Voltage on VDD	_	1.2	_	V
~0		Falling Voltage on VDD	0.75	_	1.36	V
VDD Ramp Time	t _{RMP}	Time to V _{DD} > 2.3 V	10	_	_	μs
Reset Delay from POR	t _{POR}	Relative to V _{DD} > V _{POR}	3	10	31	ms
Reset Delay from non-POR source	t _{RST}	Time between release of reset source and code execution	_	50	_	μs
RST Low Time to Generate Reset	t _{RSTL}		15	_	_	μs
Missing Clock Detector Response Time (final rising edge to reset)	t _{MCD}	F _{SYSCLK} >1 MHz	_	0.625	1.2	ms
Missing Clock Detector Trigger Frequency	F _{MCD}		_	7.5	13.5	kHz
VDD Supply Monitor Turn-On Time	t _{MON}		_	2	_	μs

4.1.4 Flash Memory

Table 4.4. Flash Memory

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Write Time ^{1 , 2}	t _{WRITE}	One Byte,	19	20	21	μs
		F _{SYSCLK} = 24.5 MHz				
Erase Time ^{1, 2}	t _{ERASE}	One Page,	5.2	5.35	5.5	ms
		F _{SYSCLK} = 24.5 MHz				9
V _{DD} Voltage During Programming ³	V _{PROG}	5 V Voltage Regulator used	2.7	_	5.5	V
		5 V Voltage Regulator bypassed	2.3	-	3.6	V
Endurance (Write/Erase Cycles)	N _{WE}		20k	100k) –	Cycles
CRC Calculation Time	t _{CRC}	One 256-Byte Block	_	5.5	_	μs
		SYSCLK = 48 MHz		1,		

Note:

- 1. Does not include sequencing time before and after the write/erase operation, which may be multiple SYSCLK cycles.
- 2. The internal High-Frequency Oscillator 0 has a programmable output frequency, which is factory programmed to 24.5 MHz. If user firmware adjusts the oscillator speed, it must be between 22 and 25 MHz during any flash write or erase operation. It is recommended to write the HFO0CAL register back to its reset value when writing or erasing flash.
- 3. Flash can be safely programmed at any voltage above the supply monitor threshold (V_{VDDM}).
- 4. Data Retention Information is published in the Quarterly Quality and Reliability Report.

4.1.5 Power Management Timing

Table 4.5. Power Management Timing

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Idle Mode Wake-up Time	t _{IDLEWK}		2	_	3	SYSCLKs
Suspend Mode Wake-up Time	t _{SUS-}	SYSCLK = HFOSC0	_	170	_	ns
	PENDWK	CLKDIV = 0x00				
Snooze Mode Wake-up Time	t _{SLEEPWK}	SYSCLK = HFOSC0	_	12	_	μs
		CLKDIV = 0x00				

4.1.6 Internal Oscillators

Table 4.6. Internal Oscillators

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
High Frequency Oscillator 0 (24.	5 MHz)					0
Oscillator Frequency	f _{HFOSC0}	Full Temperature and Supply Range	24	24.5	25	MHz
Power Supply Sensitivity	PSS _{HFOS}	T _A = 25 °C	_	0.5		%/V
Temperature Sensitivity	TS _{HFOSC0}	V _{DD} = 3.0 V	_	40		ppm/°C
High Frequency Oscillator 1 (48	VIHz)				10	
Oscillator Frequency	f _{HFOSC1}	Full Temperature and Supply Range	47.3	48	48.7	MHz
Power Supply Sensitivity	PSS _{HFOS}	T _A = 25 °C	-0	0.02	_	%/V
Temperature Sensitivity	TS _{HFOSC1}	V _{DD} = 3.0 V	Ho	45	_	ppm/°C
Low Frequency Oscillator (80 kH	z)					
Oscillator Frequency	f _{LFOSC}	Full Temperature and Supply Range	75	80	85	kHz
Power Supply Sensitivity	PSS _{LFOSC}	T _A = 25 °C	_	0.05	_	%/V
Temperature Sensitivity	TS _{LFOSC}	V _{DD} = 3.0 V	_	65	_	ppm/°C

4.1.7 External Clock Input

Table 4.7. External Clock Input

Parameter Symbol	Test Condition	Min	Тур	Max	Unit
External Input CMOS Clock f _{CMOS}		0	_	48	MHz
Frequency (at EXTCLK pin)					
External Input CMOS Clock High Time		9	_	_	ns
External Input CMOS Clock Low Time t _{CMOSL}		9	_	_	ns

4.1.8 ADC

Table 4.8. ADC

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Resolution	N _{bits}	12 Bit Mode		12		Bits
		10 Bit Mode		10		Bits
Throughput Rate	f _S	12 Bit Mode	_	_	200	ksps
(High Speed Mode)		10 Bit Mode	_	_	800	ksps
Throughput Rate	f _S	12 Bit Mode	_	_	62.5	ksps
(Low Power Mode)		10 Bit Mode	_	-	250	ksps
Tracking Time	t _{TRK}	High Speed Mode	230) –	ns
		Low Power Mode	450	1-	_	ns
Power-On Time	t _{PWR}		1.2	14	_	μs
SAR Clock Frequency	f _{SAR}	High Speed Mode,	1-0) –	6.25	MHz
		Reference is 2.4 V internal				
		High Speed Mode,	_	_	12.5	MHz
		Reference is not 2.4 V internal				
		Low Power Mode	_	_	4	MHz
Conversion Time	t _{CNV}	10-Bit Conversion,		1.1		μs
		SAR Clock = 12.25 MHz,				
		System Clock = 24.5 MHz.				
Sample/Hold Capacitor	C _{SAR}	Gain = 1	_	5	_	pF
		Gain = 0.5	_	2.5	_	pF
Input Pin Capacitance	C _{IN}	0	_	20	_	pF
Input Mux Impedance	R _{MUX}		_	550	_	Ω
Voltage Reference Range	V_{REF}		1	_	V _{DD}	V
Input Voltage Range ¹	V _{IN}	Gain = 1	0	_	V _{REF}	V
		Gain = 0.5	0	_	2xV _{REF}	V
Power Supply Rejection Ratio	PSRR _{ADC}		_	70	_	dB
DC Performance						
Integral Nonlinearity	INL	12 Bit Mode	_	±1	±2.3	LSB
		10 Bit Mode	_	±0.2	±0.6	LSB
Differential Nonlinearity (Guaran-	DNL	12 Bit Mode	-1	±0.7	1.9	LSB
teed Monotonic)		10 Bit Mode	_	±0.2	±0.6	LSB
Offset Error	E _{OFF}	12 Bit Mode, VREF = 1.65 V	-3	0	3	LSB
		10 Bit Mode, VREF = 1.65 V	-2	0	2	LSB
Offset Temperature Coefficient	TC _{OFF}		_	0.004	_	LSB/°C

		Min	Тур	Max	Unit
E _M	12 Bit Mode	_	±0.02	±0.1	%
	10 Bit Mode	_	±0.06	±0.24	%
Wave Inp	ut 1dB below full scale, Max throug	hput, using	AGND pin		
SNR	12 Bit Mode	61	66	_	dB
	10 Bit Mode	53	61	_	dB
SNDR	12 Bit Mode	61	66	_	dB
	10 Bit Mode	53	61	_	dB
THD	12 Bit Mode	_	76	-60	dB
	10 Bit Mode	_	73	(2)	dB
SFDR	12 Bit Mode	_	-80	-	dB
	10 Bit Mode	_	-76	_	dB
S	SNR SNDR THD	Wave Input 1dB below full scale, Max throug SNR	Wave Input 1dB below full scale, Max throughput, using SNR 12 Bit Mode 61 10 Bit Mode 53 SNDR 12 Bit Mode 61 10 Bit Mode 53 THD 12 Bit Mode — 10 Bit Mode — SFDR 12 Bit Mode —	Wave Input 1dB below full scale, Max throughput, using AGND pin SNR 12 Bit Mode 61 66 10 Bit Mode 53 61 SNDR 12 Bit Mode 61 66 10 Bit Mode 53 61 THD 12 Bit Mode — 76 10 Bit Mode — 73 SFDR 12 Bit Mode — -80	Wave Input 1dB below full scale, Max throughput, using AGND pin SNR 12 Bit Mode 61 66 — 10 Bit Mode 53 61 — SNDR 12 Bit Mode 61 66 — 10 Bit Mode 53 61 — THD 12 Bit Mode — 76 — 10 Bit Mode — 73 — SFDR 12 Bit Mode — -80 —

Note:

4.1.9 Voltage Reference

Table 4.9. Voltage Reference

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Internal Fast Settling Reference		101				
Output Voltage	V _{REFFS}	1.65 V Setting	1.62	1.65	1.68	V
(Full Temperature and Supply Range)		2.4 V Setting, V _{DD} > 2.6 V	2.34	2.4	2.45	V
Temperature Coefficient	TC _{REFFS}	0	_	50	_	ppm/°C
Turn-on Time	t _{REFFS}		_	_	1.5	μs
Power Supply Rejection	PSRR _{REF}		_	400	_	ppm/V
External Reference			,			1
Input Current	I _{EXTREF}	Sample Rate = 800 ksps; VREF = 3.0 V	_	8	_	μА

^{1.} Absolute input pin voltage is limited by the $\ensuremath{V_{DD}}$ supply.

4.1.10 Temperature Sensor

Table 4.10. Temperature Sensor

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Offset	V _{OFF}	T _A = 0 °C	_	757	_	mV
Offset Error ¹	E _{OFF}	T _A = 0 °C	_	17	_	m∇
Slope	М		_	2.85	-	mV/°C
Slope Error ¹	E _M		_	70	-	μV/°
Linearity			_	0.5	00	°C
Turn-on Time			_	1.8	O	μs

Note:

4.1.11 5 V Voltage Regulator

Table 4.11. 5V Voltage Regulator

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Input Voltage Range ¹	V _{REGIN}	USB in use	3.7	_	5.5	V
		USB not in use	3.0	_	5.5	V
Output Voltage on VDD ²	V _{REGOUT}	Regulation range (VREGIN ≥ 4.1V)	3.1	3.4	3.6	V
		Dropout range (VREGIN < 4.1V)	_	V _{REGIN} – V _{DROPOUT}	_	V
Output Current ²	I _{REGOUT}	7	_	_	100	mA
Dropout Voltage	V _{DROPOUT}	Output Current = 100 mA	_	_	0.7	V

Note:

- Input range to meet the Output Voltage on VDD specification. If the 5 V voltage regulator is not used, VREGIN should be tied to VDD.
- 2. Output current is total regulator output, including any current required by the device.

4.1.12 1.8 V Internal LDO Voltage Regulator

Table 4.12. 1.8V Internal LDO Voltage Regulator

	Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Outpu	t Voltage	V _{OUT_1.8V}		1.77	1.84	1.92	V

^{1.} Represents one standard deviation from the mean.

4.1.13 Comparators

Table 4.13. Comparators

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Response Time, CPMD = 00	t _{RESP0}	+100 mV Differential, V _{CM} = 1.65 V	_	250	_	ns
(Highest Speed)		-100 mV Differential, V _{CM} = 1.65 V	_	213	_	ns
Response Time, CPMD = 11 (Low-	t _{RESP3}	+100 mV Differential, V _{CM} = 1.65 V	_	1.06		µs
est Power)		-100 mV Differential, V _{CM} = 1.65 V	_	3.4	-	μs
Positive Hysteresis	HYS _{CP+}	CPHYP = 00	_	0.3	20	mV
Mode 0 (CPMD = 00)		CPHYP = 01	_	8.55	O	mV
		CPHYP = 10	_	17.1) –	mV
		CPHYP = 11	_	33.6	_	mV
Negative Hysteresis	HYS _{CP}	CPHYN = 00	-	-0.3	_	mV
Mode 0 (CPMD = 00)		CPHYN = 01	1-0	-8.55	_	mV
		CPHYN = 10	7	-17.1	_	mV
		CPHYN = 11	_	-34.2	_	mV
Positive Hysteresis	HYS _{CP+}	CPHYP = 00	_	1.2	_	mV
Mode 3 (CPMD = 11)		CPHYP = 01	_	4.9	_	mV
		CPHYP = 10	_	10.4	_	mV
		CPHYP = 11	_	20.8	_	mV
Negative Hysteresis	HYS _{CP} -	CPHYN = 00	_	-1.2	_	mV
Mode 3 (CPMD = 11)		CPHYN = 01	_	-4.9	_	mV
		CPHYN = 10	_	-10	_	mV
		CPHYN = 11	_	-20.8	_	mV
Input Range (CP+ or CP-)	V _{IN}	Direct comparator input	-0.25	_	V _{DD} +0.25	V
		Reference DAC input	1.2		V _{DD}	V
Reference DAC Resolution	N _{bits}			6		bits
Reference DAC Input Impedance	R _{CPREF}		_	2.75	_	МΩ
Input Pin Capacitance	C _{CP}		_	7.5	_	pF
Common-Mode Rejection Ratio	CMRR _{CP}		_	68.5	_	dB
Power Supply Rejection Ratio	PSRR _{CP}		_	65	_	dB
Input Offset Voltage	V _{OFF}	T _A = 25 °C	-11	-1.8	10	mV
	1					

4.1.14 Configurable Logic

Table 4.14. Configurable Logic

Propagation Delay through LUT	Symbol	Test Condition	Min	Тур	Max	Unit
Topagation Delay tillough Lon	t _{DLY_LUT}	Through single CLU	_	_	38.7	ns
		Using an external pin				
		Through single CLU	_	1.6	5.0	ns
		Using an internal connection				5
ropagation Delay through D flip- op clock	t _{DLY_DFF}	Through single CLU	_	_	38.7	ns
		Using an external pin				
		Through single CLU	_	1.4	5.6	ns
		Using an internal connection		_\		
Clocking Frequency	F _{CLK}	1 or 2 CLUs Cascaded	_		48	MHz
		3 or 4 CLUs Cascaded	\- (2)) –	48	MHz
Sol Carried States	de					

4.1.15 Port I/O

Table 4.15. Port I/O

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Output High Voltage (High Drive)	V _{OH}	I _{OH} = -7 mA, V _{IO} ≥ 3.0 V	V _{IO} - 0.7	_	_	٧
		I_{OH} = -3.3 mA, 2.3 V \leq V _{IO} $<$ 3.0 V	V _{IO} x 0.8	_	_	V
Output Low Voltage (High Drive)	V _{OL}	I _{OL} = 13.5 mA, V _{IO} ≥ 3.0 V	_	_	0.6	V
		I_{OL} = 7 mA, 2.3 V \leq V _{IO} $<$ 3.0 V	_	_	V _{IO} x 0.2	V
Output High Voltage (Low Drive)	V _{OH}	I_{OH} = -4.75 mA, $V_{IO} \ge 3.0 \text{ V}$	V _{IO} - 0.7	_	0,0	V
		I_{OH} = -2.25 mA, 2.3 V \leq V _{IO} $<$ 3.0 V	V _{IO} x 0.8		(0	V
Output Low Voltage (Low Drive)	V _{OL}	I_{OL} = 6.5 mA, $V_{IO} \ge 3.0 \text{ V}$	_		0.6	V
		I_{OL} = 3.5 mA, 2.3 V \leq V _{IO} $<$ 3.0 V	_	17	V _{IO} x 0.2	V
Input High Voltage	V _{IH}		0.7 x	N _	_	V
(all port pins including VBUS)			V _{IO}	,		
Input Low Voltage	V _{IL}		_	_	0.3 x	V
(all port pins including VBUS)			· ·		V _{IO}	
Pin Capacitance	C _{IO}	%O .	_	7	_	pF
Weak Pull-Up Current	I _{PU}	V _{IO} = 3.6	-30	-20	-10	μA
$(V_{IN} = 0 V)$						
Input Leakage (Pullups off or Analog)	I _{LK}	GND < V _{IN} < V _{IO}	-1.1	_	1.1	μA
Input Leakage Current with V _{IN} above V _{IO}	I _{LK}	V _{IO} < V _{IN} < V _{IO} +2.0 V	0	5	60	μA
Note:			1	I .		

Note:

^{1.} On devices without a VIO pin, $V_{IO} = V_{DD}$.

4.1.16 USB Transceiver

Table 4.16. USB Transceiver

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit	
Transmitter							
Output High Voltage	V _{OH}	V _{DD} ≥3.0V	2.8	_	_	V	
Output Low Voltage	V _{OL}	V _{DD} ≥3.0V	_	_	0.8	V	
Output Crossover Point	V _{CRS}		1.3	_	2.0	V	
Output Impedance	Z _{DRV}	Driving High	28	36	44	Ω	
		Driving Low	28	36	44		
Pull-up Resistance	R _{PU}	Full Speed (D+ Pull-up)	1.425	1.5	1.575	kΩ	
		Low Speed (D- Pull-up)		.1			
Output Rise Time	T _R	Low Speed	75	1/2	300	ns	
		Full Speed	4) —	20	ns	
Output Fall Time	T _F	Low Speed	75	_	300	ns	
		Full Speed	4	_	20	ns	
Receiver							
Differential Input	V_{DI}	(D+) - (D-)	0.2	_	_	V	
Sensitivity							
Differential Input Common Mode Range	V _{CM}	760	0.8	_	2.5	V	
Input Leakage Current	IL	Pullups Disabled	_	<1.0	_	μA	
Refer to the USB Specification for	timing diagra	ims and symbol definitions.		ı			

4.1.17 SMBus

Table 4.17. SMBus Peripheral Timing Performance (Master Mode)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Standard Mode (100 kHz Class)						
I2C Operating Frequency	f _{I2C}		0	_	70 ²	kHz
SMBus Operating Frequency	f _{SMB}		40 ¹	_	70 ²	kHz
Bus Free Time Between STOP and START Conditions	t _{BUF}		9.4	_	3	μs
Hold Time After (Repeated) START Condition	t _{HD:STA}		4.7		6	μs
Repeated START Condition Setup Time	t _{SU:STA}		9.4		/ –	μs
STOP Condition Setup Time	t _{SU:STO}		9.4	14	_	μs
Data Hold Time	t _{HD:DAT}		275 ³	_	_	ns
Data Setup Time	t _{SU:DAT}		300 ³	_	_	ns
Detect Clock Low Timeout	t _{TIMEOUT}		25	_	_	ms
Clock Low Period	t _{LOW}		4.7	_	_	μs
Clock High Period	t _{HIGH}	, 10	9.4	_	50 ⁴	μs
Fast Mode (400 kHz Class)						
I2C Operating Frequency	f _{I2C}	101	0	_	255 ²	kHz
SMBus Operating Frequency	f _{SMB}		40 ¹	_	255 ²	kHz
Bus Free Time Between STOP and START Conditions	t _{BUF}		2.6	_	_	μs
Hold Time After (Repeated) START Condition	t _{HD:STA}		1.3	_	_	μs
Repeated START Condition Setup Time	tsu:sta		2.6	_	_	μs
STOP Condition Setup Time	t _{su:sto}		2.6	_	_	μs
Data Hold Time	t _{HD:DAT}		275 ³	_	_	ns
Data Setup Time	t _{SU:DAT}		300 ³	_	_	ns
Detect Clock Low Timeout	t _{TIMEOUT}		25	_	_	ms
Clock Low Period	t _{LOW}		1.3	_	_	μs
Clock High Period	t _{HIGH}		2.6	_	50 ⁴	μs
Fast Mode Plus (1 MHz Class)						
I2C Operating Frequency	f _{I2C}		0	_	666 ²	kHz
SMBus Operating Frequency	f _{SMB}		40 ¹	_	666 ²	kHz
Bus Free Time Between STOP and START Conditions	t _{BUF}		0.67	_	_	μs

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Hold Time After (Repeated) START Condition	t _{HD:STA}		0.33	_	_	μs
Repeated START Condition Setup Time	t _{SU:STA}		0.67	_	_	μs
STOP Condition Setup Time	t _{SU:STO}		0.67	_	_	μs
Data Hold Time	t _{HD:DAT}		275 ³	_	_	ns
Data Setup Time	t _{SU:DAT}		300 ³	_	-	ns
Detect Clock Low Timeout	t _{TIMEOUT}		25	_	7	ms
Clock Low Period	t _{LOW}		0.33	_	0.3	μs
Clock High Period	t _{HIGH}		0.67	1	50 ⁴	μs

Note:

- 1. The minimum SMBus frequency is limited by the maximum Clock High Period requirement of the SMBus specification.
- 2. The maximum I2C and SMBus frequencies are limited by the minimum Clock Low Period requirements of their respective specifications. The maximum frequency cannot be achieved with all combinations of oscillators and dividers available, but the effective frequency must not exceed 256 kHz.
- 3. Data setup and hold timing at 40 MHz or lower with EXTHOLD set to 1.
- 4. SMBus has a maximum requirement of 50 μs for Clock High Period. Operating frequencies lower than 40 kHz will be longer than 50 μs. I2C can support periods longer than 50 μs.

Table 4.18. SMBus Peripheral Timing Formulas (Master Mode)

Parameter	Symbol	Clocks
SMBus Operating Frequency	f _{SMB}	f _{CSO} / 3
Bus Free Time Between STOP and START Conditions	t _{BUF}	2 / f _{CSO}
Hold Time After (Repeated) START Condition	t _{HD:STA}	1/f _{CSO}
Repeated START Condition Setup Time	t _{SU:STA}	2 / f _{CSO}
STOP Condition Setup Time	t _{SU:STO}	2 / f _{CSO}
Clock Low Period	t _{LOW}	1 / f _{CSO}
Clock High Period	tнісн	21f _{CSO}

Note:

 $^{1.\,}f_{CSO}$ is the SMBus peripheral clock source overflow frequency.




Figure 4.1. SMBus Peripheral Timing Diagram (Master Mode)

4.2 Thermal Conditions

Table 4.19. Thermal Conditions

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Thermal Resistance	θ_{JA}	QFN20 Packages	_	60	_	°C/W
		QFN24 Packages	_	30	_	°C/W
X		QSOP24 Packages	_	65	_	°C/W
		QFN32 Packages	_	26	_	°C/W

Note:

1. Thermal resistance assumes a multi-layer PCB with any exposed pad soldered to a PCB pad.

4.3 Absolute Maximum Ratings

Stresses above those listed in 4.3 Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. For more information on the available quality and reliability data, see the Quality and Reliability Monitor Report at http://www.silabs.com/support/quality/pages/default.aspx.

Table 4.20. Absolute Maximum Ratings

Parameter	Symbol	Test Condition	Min	Max	Unit
Ambient Temperature Under Bias	T _{BIAS}		-55	125	.c
Storage Temperature	T _{STG}		-65	150	°C
Voltage on VDD	V_{DD}		GND-0.3	4.2	V
Voltage on VIO ²	V _{IO}		GND-0.3	4.2	V
Voltage on VREGIN	V _{REGIN}		GND-0.3	5.8	V
Voltage on D+ or D-2	V _{USBD}		GND-0.3	V _{DD} +0.3	V
Voltage on I/O pins (including VBUS / P2.1) or RSTb ²	V _{IN}	V _{IO} > 3.3 V	GND-0.3	5.8	V
		V _{IO} < 3.3 V	GND-0.3	V _{IO} +2.5	V
Total Current Sunk into Supply Pin	I _{VDD}		_	400	mA
Total Current Sourced out of Ground Pin	I _{GND}	, KO,	400	_	mA
Current Sourced or Sunk by any I/O Pin or RSTb	I _{IO}	90.	-100	100	mA
Operating Junction Temperature	TJ	70	-40	105	°C

Note:

^{1.} Exposure to maximum rating conditions for extended periods may affect device reliability.

^{2.} On devices without a VIO pin, $V_{IO} = V_{DD}$.

5. Typical Connection Diagrams

5.1 Power

The figure below shows a typical connection diagram for the power pins of the EFM8UB3 devices when the internal regulator used and USB is connected (bus-powered).




Figure 5.1. Connection Diagram with Voltage Regulator Used and USB Connected (Bus-Powered)

The figure below shows a typical connection diagram for the power pins of the EFM8UB3 devices when the internal regulator used and USB is connected (self-powered).




Figure 5.2. Connection Diagram with Voltage Regulator Used and USB Connected (Self-Powered)

The figure below shows a typical connection diagram for the power pins of the EFM8UB3 devices when the internal 5 V-to-3.3 V regulator is not used.




Figure 5.3. Connection Diagram with Voltage Regulator Not Used (Self-Powered)

5.2 USB

Figure 5.4 Bus-Powered Connection Diagram for USB Pins on page 35 shows a typical connection bus-powered diagram for the USB pins of the EFM8UB3 devices including ESD protection diodes on the USB pins. Bypass capacitors on VREGIN and VDD are required as discussed in 5.1 Power, but are not shown in the figure.

Note: The VBUS pin is not required as a sensing pin for proper operation in bus-powered configurations. Rather than using VBUS as a sensing pin, it is recommended to use the VBUS pin only as a GPIO by clearing VBUSEN and VBUSIE to 0 in the USBOCF register. To do this using the USB stack, set the device to use bus-powered mode.




Figure 5.4. Bus-Powered Connection Diagram for USB Pins

Figure 5.5 Self-Powered Connection Diagram for USB Pins on page 36 shows a typical connection self-powered diagram for the USB pins of the EFM8UB3 devices including ESD protection diodes on the USB pins.

Note: There are two relevant restrictions on the VBUS pin voltage in this self-powered configuration. The first is the absolute maximum voltage on the VBUS pin, which is defined as V_{IO} + 2.5 V in Table 4.20 Absolute Maximum Ratings on page 32. The second is the Input High Voltage (VIH) for VBUS to detect when the device is connected to a bus, which is defined as 0.7 x V_{IO} in 4.1.15 Port I/O. For self-powered systems where VDD and VIO may be unpowered when VBUS is connected to 4.4 V to 5.5 V, a resistor divider (or functionally-equivalent circuit) on VBUS is required to meet these specifications and ensure reliable device operation. In this case, the current limitation of the resistor divider prevents overstress on the pin, even though the V_{IO} + 2.5 V specification is not strictly met.




Figure 5.5. Self-Powered Connection Diagram for USB Pins

5.3 Debug

The diagram below shows a typical connection diagram for the debug connections pins. The pin sharing resistors are only required if the functionality on the C2D (a GPIO pin) and the C2CK (RSTb) is routed to external circuitry. For example, if the RSTb pin is connected to an external switch with debouncing filter or if the GPIO sharing with the C2D pin is connected to an external circuit, the pin sharing resistors and connections to the debug adapter must be placed on the hardware. Otherwise, these components and connections can be omitted.

For more information on debug connections, see the example schematics and information available in *AN124: Pin Sharing Techniques* for the *C2 Interface*. Application notes can be found on the Silicon Labs website (http://www.silabs.com/8bit-appnotes) or in Simplicity Studio.




Figure 5.6. Debug Connection Diagram

5.4 Other Connections

Other components or connections may be required to meet the system-level requirements. Application Note *AN203: 8-bit MCU Printed Circuit Board Design Notes* contains detailed information on these connections. Application Notes can be accessed on the Silicon Labs website (www.silabs.com/8bit-appnotes).

6. Pin Definitions

6.1 EFM8UB3x-QSOP24 Pin Definitions




Figure 6.1. EFM8UB3x-QSOP24 Pinout

Table 6.1. Pin Definitions for EFM8UB3x-QSOP24

Pin	Pin Name	Description	Crossbar Capability	Additional Digital	Analog Functions
Number				Functions	
1	P0.2	Multifunction I/O	Yes	P0MAT.2	ADC0.2
				INT0.2	CMP0P.2
				INT1.2	CMP0N.2
				CLU2B.7	
				CLU3B.6	
				CLU0OUT	
2	P0.1	Multifunction I/O	Yes	P0MAT.1	ADC0.1
				INT0.1	CMP0P.1
				INT1.1	CMP0N.1
				CLU0A.6	AGND
				CLU3A.7	
3	P0.0	Multifunction I/O	Yes	P0MAT.0	ADC0.0
				INT0.0	CMP0P.0
			, XO	INT1.0	CMP0N.0
			\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		VREF
4	GND	Ground	. 0.		ADC0.19
5	D+	USB Data Positive			ADC0.28
6	D-	USB Data Negative	<u> </u>		ADC0.29
7	VIO	I/O Power Input			
8	VDD	Supply Power Input /			ADC0.18
		5V Regulator Output			
9	VREGIN	5V Regulator Input			
10	P2.1	Multifunction I/O		VBUS	ADC0.24
					CMP1P.13
					CMP1N.13
11	RSTb /	Active-low Reset /			
	C2CK	C2 Debug Clock			
12	P2.0 /	Multifunction I/O /			
VO	C2D	C2 Debug Data			
13	P1.6	Multifunction I/O	Yes	CLU0A.7	ADC0.14
					CMP1P.6
					CMP1N.6

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
12	P1.5	Multifunction I/O	Yes		ADC0.13
					CMP1P.5
					CMP1N.5
15	P1.4	Multifunction I/O	Yes	P1MAT.4	ADC0.12
					CMP1P.4
					CMP1N.4
16	P1.3	Multifunction I/O	Yes	P1MAT.3	ADC0.11
					CMP1P.3
					CMP1N.3
17	P1.2	Multifunction I/O	Yes	P1MAT.2	ADC0.10
					CMP1P.2
					CMP1N.2
18	P1.1	Multifunction I/O	Yes	P1MAT.1	ADC0.9
			4		CMP1P.1
					CMP1N.1
19	P1.0	Multifunction I/O	Yes	P1MAT.0	ADC0.8
			\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	CLU0B.6	CMP1P.0
				CLU2A.7	CMP1N.0
			70	CLU3OUT	
20	P0.7	Multifunction I/O	Yes	P0MAT.7	ADC0.7
			_	INT0.7	CMP0P.7
				INT1.7	CMP0N.7
				CLU1A.7	
				CLU3A.6	
21	P0.6	Multifunction I/O	Yes	P0MAT.6	ADC0.6
	C			CNVSTR	CMP0P.6
	- 01			INT0.6	CMP0N.6
	2			INT1.6	
				CLU1B.6	
				CLU2OUT	
22	P0.5	Multifunction I/O	Yes	P0MAT.5	ADC0.5
				INT0.5	CMP0P.5
				INT1.5	CMP0N.5
				UART1_RX	
				CLU1B.7	
				CLU2A.6	

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
23	P0.4	Multifunction I/O	Yes	P0MAT.4	ADC0.4
				INT0.4	CMP0P.4
				INT1.4	CMP0N.4
				CLU0B.7	
				CLU2B.6	
				CLU10UT	
				UART1_TX	5,
24	P0.3	Multifunction I/O	Yes	P0MAT.3	ADC0.3
				EXTCLK	CMP0P.3
				INT0.3	CMP0N.3
				INT1.3	
				CLU1A.6	
				CLU3B.7	
			gedi		
			Jose O.		
	200				
Š	200				
Š	200				




Figure 6.2. EFM8UB3x-QFN24 Pinout

Table 6.2. Pin Definitions for EFM8UB3x-QFN24

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
1	P0.0	Multifunction I/O	Yes	P0MAT.0	ADC0.0
				INT0.0	CMP0P.0
				INT1.0	CMP0N.0
					VREF
2	GND	Ground			ADC0.19

Pin	Pin Name	Description	Crossbar Capability	Additional Digital	Analog Functions
Number				Functions	
3	D+	USB Data Positive			ADC0.28
4	D-	USB Data Negative			ADC0.29
5	VIO	I/O Power Input			
6	VDD	Supply Power Input /			ADC0.18
		5V Regulator Output			
7	VREGIN	5V Regulator Input			(0)
8	P2.1	Multifunction I/O		VBUS	ADC0.24
					CMP1P.13
					CMP1N.13
9	RSTb /	Active-low Reset /			
	C2CK	C2 Debug Clock			
10	P2.0 /	Multifunction I/O /			
	C2D	C2 Debug Data			
11	P1.6	Multifunction I/O	Yes	CLU0A.7	ADC0.14
					CMP1P.6
			, XO		CMP1N.6
12	P1.5	Multifunction I/O	Yes		ADC0.13
					CMP1P.5
					CMP1N.5
13	P1.4	Multifunction I/O	Yes	P1MAT.4	ADC0.12
					CMP1P.4
					CMP1N.4
14	P1.3	Multifunction I/O	Yes	P1MAT.3	ADC0.11
					CMP1P.3
					CMP1N.3
15	P1.2	Multifunction I/O	Yes	P1MAT.2	ADC0.10
					CMP1P.2
	20				CMP1N.2
16	P1.1	Multifunction I/O	Yes	P1MAT.1	ADC0.9
X					CMP1P.1
VO)					CMP1N.1
17	P1.0	Multifunction I/O	Yes	P1MAT.0	ADC0.8
				CLU0B.6	CMP1P.0
				CLU2A.7	CMP1N.0
				CLU3OUT	

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
18	P0.7	Multifunction I/O	Yes	P0MAT.7	ADC0.7
				INT0.7	CMP0P.7
				INT1.7	CMP0N.7
				CLU1A.7	
				CLU3A.6	
19	P0.6	Multifunction I/O	Yes	P0MAT.6	ADC0.6
				CNVSTR	CMP0P.6
				INT0.6	CMP0N.6
				INT1.6	
				CLU1B.6	
				CLU2OUT	
20	P0.5	Multifunction I/O	Yes	P0MAT.5	ADC0.5
				INT0.5	CMP0P.5
			4	INT1.5	CMP0N.5
				UART1_RX	
			, XO	CLU1B.7	
			A '	CLU2A.6	
21	P0.4	Multifunction I/O	Yes	P0MAT.4	ADC0.4
				INT0.4	CMP0P.4
			O'	INT1.4	CMP0N.4
			*	CLU0B.7	
				CLU2B.6	
				CLU10UT	
				UART1_TX	
22	P0.3	Multifunction I/O	Yes	P0MAT.3	ADC0.3
				EXTCLK	CMP0P.3
				INT0.3	CMP0N.3
	2			INT1.3	
				CLU1A.6	
				CLU3B.7	

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Function
23	P0.2	Multifunction I/O	Yes	P0MAT.2	ADC0.2
				INT0.2	CMP0P.2
				INT1.2	CMP0N.2
				CLU2B.7	
				CLU3B.6	
				CLU0OUT	
24	P0.1	Multifunction I/O	Yes	P0MAT.1	ADC0.1
				INT0.1	CMP0P.1
				INT1.1	CMP0N.1
				CLU0A.6	AGND
				CLU3A.7	
Center	GND	Ground		101	
			No.		
Š	200				

6.3 EFM8UB3x-QFN20




Figure 6.3. EFM8UB3x-QFN20 Pinout

Table 6.3. Pin Definitions for EFM8UB3x-QFN20

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
1	P0.1	Multifunction I/O	Yes	P0MAT.1	ADC0.1
				INT0.1	CMP0P.1
				INT1.1	CMP0N.1
				CLU0A.6	AGND
				CLU3A.7	

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
2	P0.0	Multifunction I/O	Yes	P0MAT.0	ADC0.0
				INT0.0	CMP0P.0
				INT1.0	CMP0N.0
					VREF
3	GND	Ground			ADC0.19
4	D+	USB Data Positive			ADC0.28
5	D-	USB Data Negative			ADC0.29
6	VDD	Supply Power Input /			ADC0.18
		5V Regulator Output			
7	VREGIN	5V Regulator Input			
8	P2.1	Multifunction I/O		VBUS	ADC0.24
					CMP1P.13
				1	CMP1N.13
9	RSTb /	Active-low Reset /			
	C2CK	C2 Debug Clock			
10	P2.0 /	Multifunction I/O /	, XO		
	C2D	C2 Debug Data			
11	P1.2	Multifunction I/O	Yes	P1MAT.2	ADC0.10
			XO		CMP1P.2
			O'		CMP1N.2
12	GND	Ground			
13	P1.1	Multifunction I/O	Yes	P1MAT.1	ADC0.9
					CMP1P.1
					CMP1N.1
14	P1.0	Multifunction I/O	Yes	P1MAT.0	ADC0.8
		J		CLU0B.6	CMP1P.0
				CLU2A.7	CMP1N.0
	00			CLU3OUT	
15	P0.7	Multifunction I/O	Yes	P0MAT.7	ADC0.7
X				INT0.7	CMP0P.7
VO)				INT1.7	CMP0N.7
1				CLU1A.7	
				CLU3A.6	

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
16	P0.6	Multifunction I/O	Yes	P0MAT.6	ADC0.6
				CNVSTR	CMP0P.6
				INT0.6	CMP0N.6
				INT1.6	
				CLU1B.6	
				CLU2OUT	
17	P0.5	Multifunction I/O	Yes	P0MAT.5	ADC0.5
				INT0.5	CMP0P.5
				INT1.5	CMP0N.5
				UART1_RX	
				CLU1B.7	
				CLU2A.6	
18	P0.4	Multifunction I/O	Yes	POMAT.4	ADC0.4
			•	INT0.4	CMP0P.4
				INT1.4	CMP0N.4
			, XO	CLU0B.7	
			\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	CLU2B.6	
				CLU10UT	
				UART1_TX	
19	P0.3	Multifunction I/O	Yes	P0MAT.3	ADC0.3
				EXTCLK	CMP0P.3
				INT0.3	CMP0N.3
				INT1.3	
				CLU1A.6	
				CLU3B.7	
20	P0.2	Multifunction I/O	Yes	P0MAT.2	ADC0.2
				INT0.2	CMP0P.2
	2			INT1.2	CMP0N.2
	X			CLU2B.7	
				CLU3B.6	
				CLU0OUT	
Center	GND	Ground			

7. QFN24 Package Specifications

7.1 QFN24 Package Dimensions




Figure 7.1. QFN24 Package Drawing

Table 7.1. QFN24 Package Dimensions

Dimension	Min	Тур	Max		
A	0.70	0.75	0.80		
A1	0.00	_	0.05		
b	0.18	0.25	0.30		
D		4.00 BSC			
D2	2.35	2.45	2.55		
е	0.50 BSC				
E		4.00 BSC			
E2	2.35	2.45	2.55		
L	0.30	0.40	0.50		
aaa	_	_	0.10		
bbb	_	_	0.10		
ccc	_	_	0.08		
ddd	_	_	0.10		

Dimension Min Тур Max

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- 3. This drawing conforms to JEDEC Solid State Outline MO-220.
- Recommended for New Desil. 4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.

7.2 PCB Land Pattern




Figure 7.2. PCB Land Pattern Drawing

Table 7.2. PCB Land Pattern Dimensions

Dimension	Min	Max
C1	3.9	00
C2	3.9	00
E	0.5	50
X1	0.3	60
X2	2.5	55
Y1	0.8	35
Y2	2.5	55

Dimension Min Max

Note:

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. This Land Pattern Design is based on the IPC-7351 guidelines.
- 3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μm minimum, all the way around the pad.
- 4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 5. The stencil thickness should be 0.125 mm (5 mils).
- 6. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
- 7. A 2 x 2 array of 0.9 mm square openings on a 1.2 mm pitch should be used for the center pad.
- 8. A No-Clean, Type-3 solder paste is recommended.
- 9. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

7.3 Package Marking



Figure 7.3. Package Marking

The package marking consists of:

- · PPPPPPP The part number designation.
- · TTTTTT A trace or manufacturing code.
- YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.
- # The device revision (A, B, etc.).

8. QSOP24 Package Specifications

8.1 Package Dimensions




Figure 8.1. Package Drawing

Table 8.1. Package Dimensions

Dimension	Min	Тур	Max
A	_	_	1.75
A1	0.10	_	0.25
b	0.20	_	0.30
c	0.10	_	0.25
D	8.65 BSC		
E	6.00 BSC		
E1	3.90 BSC		
е	0.635 BSC		
L	0.40	_	1.27

Dimension	Min	Тур	Max
theta	0°	_	8°
aaa	0.20		
bbb	0.18		
ccc	0.10		
ddd	0.10		

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- 3. This drawing conforms to JEDEC outline MO-137, variation AE.
- 4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

8.2 PCB Land Pattern




Figure 8.2. PCB Land Pattern Drawing

Table 8.2. PCB Land Pattern Dimensions

Dimension	Min	Max
С	5.20	5.30
E	0.635	BSC
Х	0.30	0.40
Υ	1.50	1.60

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. This land pattern design is based on the IPC-7351 guidelines.
- 3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be $60 \mu m$ minimum, all the way around the pad.
- 4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 5. The stencil thickness should be 0.125 mm (5 mils).
- 6. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
- 7. A No-Clean, Type-3 solder paste is recommended.
- 8. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

8.3 Package Marking



Figure 8.3. Package Marking

The package marking consists of:

- PPPPPPP The part number designation.
- TTTTTT A trace or manufacturing code.
- YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.
- # The device revision (A, B, etc.).

9. QFN20 Package Specifications

9.1 QFN20 Package Dimensions




Figure 9.1. QFN20 Package Drawing

Table 9.1. QFN20 Package Dimensions

Dimension	Min	Тур	Max
A	0.70	0.75	0.80
A1	0.00	0.02	0.05
A3	0.20 REF		
b	0.18	0.25	0.30
С	0.25	0.30	0.35
D	3.00 BSC		
D2	1.6	1.70	1.80
е	0.50 BSC		
E	3.00 BSC		

Dimension	Min	Тур	Max
E2	1.60	1.70	1.80
f		2.50 BSC	·
L	0.30	0.40	0.50
К		0.25 REF	
R	0.09	0.125	0.15
aaa		0.15	
bbb	0.10		
ccc	0.10		
ddd	0.05		
eee	0.08		
fff		0.10	

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- 3. The drawing complies with JEDEC MO-220.
- 4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

9.2 QFN20 PCB Land Pattern




Figure 9.2. QFN20 PCB Land Pattern Drawing

Table 9.2. QFN20 PCB Land Pattern Dimensions

Dimension	Min	Max	
C1		3.10	
C2	3.10		
C3	2.50		
C4	2.50		
E	0.50		
X1	0.30		
X2	0.25	0.35	
Х3	1.80		
Y1	0.90		
Y2	0.25	0.35	
Y3	1.80		

Dimension Min Max

Note:

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.
- 3. This Land Pattern Design is based on the IPC-7351 guidelines.
- 4. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μm minimum, all the way around the pad.
- 5. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 6. The stencil thickness should be 0.125 mm (5 mils).
- 7. The ratio of stencil aperture to land pad size should be 1:1 for the perimeter pads.
- 8. A 2 x 2 array of 0.75 mm openings on a 0.95 mm pitch should be used for the center pad to assure proper paste volume.
- 9. A No-Clean, Type-3 solder paste is recommended.
- 10. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components

9.3 QFN20 Package Marking




Figure 9.3. QFN20 Package Marking

The package marking consists of:

- PPPPPPP The part number designation.
- TTTTTT A trace or manufacturing code.
- YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.
- # The device revision (A, B, etc.).

10. Revision History

Revision 1.1

October 20th, 2017

- Updated the front page diagram to indicate USB and SPI are available in Snooze mode.
- Updated the front page and 1. Feature List to refer to two analog comparators.
- Corrected the number of I/O mentioned on the front page.
- · Added "Pre-programmed USB Bootloader" to 1. Feature List.
- Updated I/O tolerance range to V_{IO} + 2.5 V in 1. Feature List.
- · Updated 3.1 Introduction to mention all device documentation.
- Updated 3.2 Power to remove mention of the I2C Slave peripheral.
- Added bootloader pinout information to 3.10 Bootloader.
- Corrected the application note number for AN124: Pin Sharing Techniques for the C2 Interface in 5.3 Debug.
- Added a note to Table 4.2 Power Consumption on page 17 providing more information about the Comparator Reference specification.
- Added maximum specifications to 4.1.14 Configurable Logic Propagation Delay through LUT (internal connection) and Propagation Delay through D flip-flop clock (internal connection).
- Updated 4.1.15 Port I/O to refer to V_{IO} instead of V_{DD} for I/O specifications. Also added a note that V_{IO} = V_{DD} on devices without a VIO pin.
- Added specifications for 4.1.17 SMBus.
- Updated 4.3 Absolute Maximum Ratings to correct the GPIO pin associated with VBUS and update the maximum specifications to be relative to VIO, not VDD.
- Added a VIO specification to 4.3 Absolute Maximum Ratings.
- Updated text and figures in 5.1 Power to remove mention of the VBUS pin.
- Updated the title of Figure 5.3 Connection Diagram with Voltage Regulator Not Used (Self-Powered) on page 34 to include "Self-Powered".
- Updated to show a resistor divider on VBUS in Figure 5.5 Self-Powered Connection Diagram for USB Pins on page 36. Also added two notes regarding VBUS.
- · Updated the revision history format.

Revision 1.0

July 20th, 2017

· Initial release.





loT Portfolio www.silabs.com/loT



SW/HW www.silabs.com/simplicity



Quality www.silabs.com/quality



Support and Community community.silabs.com

Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Labs shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, Silabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga®, Bluegiga®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadio®, EZRadio®, Gecko®, ISOmodem®, Micrium, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress®, Zentri and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA