

# **AC/DC Drivers**

# Power Factor Correction and Quasi-Resonant DC/DC converter IC

# **BM1C101F**

## **General Description**

The compounded LSI of the Power Factor Correction (PFC) converter and Quasi-Resonant (QR) controller type DC/DC converter IC provides an optimum system for all products that include an electrical outlet. BM1C101F has a built-in HV starter circuit that tolerates 650V and X-Cap discharge function, and contributes to low power consumption and high speed start.

The PFC part operates by Boundary Conduction Mode (BCM). It reduces the switching loss and the switching noise. Because of zero current detection (ZCD) by a resistance, this solution achieves no auxiliary winding and reduces external parts and the bias current.

The DC/DC part operates by Quasi-Resonant Mode This method enables soft switching and helps to keep the EMI low. With MOSFET for switching and current detection resistors as external devices, a higher degree of design freedom is achieved.

This IC has over voltage protection for the PFC output terminal, which protects electrolytic capacitor by stopping switching and makes the standby power consumption low by the PFC ON/OFF control function. The IC includes various protective functions such as VCC over voltage protection, external latch protection, brown out protection, soft start function, per-cycle current limiter and over load protection.

# **Features**

- ■PFC+QR Combo IC
- ■Built-in 650V tolerance start circuit
- ■VCC pin: under and over voltage protection
- ■Brown out function
- ■External latch terminal function
- ■PFC boundary conduction mode (voltage control)
- ■PFC Zero Cross Detection
- ■PFC variable max frequency
- ■PFC Dynamic & Static OVP function

- ■PFC Output level switched function
- ■PFC ON/OFF setting
- ■QR low power when load is light (Burst operation) and frequency decrease function
- ■QR maximum frequency control (120kHz)
- ■QR\_CS pin open protection and OCP function
- ■QR Over-Current Protection with AC compensation
- ■QR Soft Start function
- ■QR secondary side protection circuit of over-current
- ■QR\_ZT pin 2 step timeout function and OVP function

# **Applications**

AC adapters, TV, Lighting, Household appliances (Vacuum cleaners, Air cleaners, Air conditioners, IH cooking heaters, Rice cookers, etc.).

## **Key Features**

| Operating Power Supply:   | VCC    | 8.9V to 26.0V    |
|---------------------------|--------|------------------|
| Voltage Range:            | VH_IN  | 80V to 500V      |
| Operating Current:        | Normal | 1.2mA (Typ)      |
|                           | Burst  | 0.6mA (Typ)      |
| Max frequency:            | PFC    | External setting |
|                           | QR     | 120kHz (Typ)     |
| The range of temperature: |        | -40°C to+105°C   |

Package W(Typ) x D(Typ) x H(Max)

SOP18 11.20mm × 7.80mm × 2.01mm pitch 1.27mm



SOP18

### **Typical Application Circuit**




Figure 1. Application circuit

# **Pin Configuration**




Figure 2. Pin Layout (Top View)

# **Pin Description**

Table 1. I/O Pin Functions

| Pin Name | I/O | Pin No. | Function                               |     | Diode |
|----------|-----|---------|--|-----|-------|
| Pin Name | 1/0 | PIN NO. | Function                               | VCC | GND   |
| VCC      | I/O | 1       | [General] Power supply pin             | -   | 0     |
| GND      | I/O | 2       | [General] GND pin                      | 0   | -     |
| QR_FB    |     | 3       | [ QR ] Feedback detection pin          | _   | 0     |
| QR_ZT    |     | 4       | [ QR ] Zero cross detection pin        | -   | 0     |
| COMP     |     | 5       | [General] External latch input pin     | _   | 0     |
| P_EO     | 0   | 6       | [PFC] Error amplifier output pin       | _   | 0     |
| BR       | I   | 7       | [General] Input AC voltage monitor pin | _   | 0     |
| P_RT     | 1   | 8       | [PFC] Max frequency setting pin        | _   | 0     |
| P_OFFSET | I   | 9       | [PFC] ON/OFF setting voltage           | _   | 0     |
| P_OVP    | I   | 10      | [PFC] Over voltage detection pin       | _   | 0     |
| P_VS     |     | 11      | [PFC] Feedback signal input pin        |     | 0     |
| QR_CS    | I   | 12      | [ QR ] Over-current detection pin      | _   | 0     |
| P_IS     |     | 13      | [PFC] Zero cross detection pin         | _   | 0     |
| P_OUT    | 0   | 14      | [PFC] External MOS drive pin           | 0   | 0     |
| QR_OUT   | 0   | 15      | [ QR ] External MOS drive pin          | 0   | 0     |
| P_TIMER  | ı   | 16      | [PFC] OFF time setting pin             | _   | 0     |
| N.C.     | -   | 17      | -                                      | -   | -     |
| VH_IN    | 1   | 18      | [General] Starter circuit pin          | -   | 0     |

# **Block Diagram**




Figure 3. Block Diagram


#### **Description of Blocks**

# (1) Starter Block (VH\_IN Pin)

The IC builds in starter circuit which tolerates 650V. It is shown in Figure-4. For that it enables low standby mode current consumption and high speed starting.

After starting, current consumption is idle I<sub>START3</sub> (typ=8uA) only. (Shown in Figure-5)

To supply electric power from AC supply to VH\_IN pin, diode rectification connection is needed from both AC input. It is shown in Figure-4.






Figure 5. Start-up Current vs VCC Voltage

In addition, VH\_IN pin has an X-Cap discharge function. If the input voltage peak of BR pin goes below 1.0V, discharge function starts after passing 256ms. X-Cap discharge is the function that once VH\_IN charge moves from VH\_IN to VCC pin by VCC recharge function, IC discharges VCC charge by X-Cap discharge node(Figure-4(a)).

In the case there is no power supply from the auxiliary winding such as a light load, the OLP state of the secondary side output, the IC operates VCC recharge function. VCC recharge function charges VCC pin from VH\_IN pin, VCC pin voltage rises. As the result, X-cap is discharged. When VCC recharge function operates, the current path is Figure 4 (b). After it past 256ms timer from pulling out the outlet, X-Cap function discharges the charge of X-cap by the current path of Figure-4(a).

# (2) Start-Up Sequence

# (Low temperature start up: Cold Start Function, Soft Start Operation)

This IC has a built-in AC voltage detection function and this switches the reference voltage magnification of PFC and CS over current detection voltage of QR and POFFSET pin current. When BR pin peak voltage > VACIN1 (typ=2.5V), IC judges ACIN=H. When BR pin peak voltage <VACIN1, IC judges ACIN=L.

The reference magnification of PFC:

The internal reference magnification of PFC changes.

ACIN=H: ×1.0, ACIN=L: ×0.65

The over current detection switching of QR: FB/CS gain of QR changes and

The over current detection voltage also changes.

ACIN=H: ×0.90, ACIN=L: ×1.00

The POFFSET current at PFC OFF: POFFSET current at PFC=OFF is changed

ACIN=H: 5.0uA, ACIN=L: 5.5uA

The POFFSET current at PFC ON: POFFSET current at PFC=ON is changed

ACIN=H: 4.0uA, ACIN=L: 4.5uA

At starting, IC initial condition is ACIN=L except cold start status.

When the VCCUVLO protection function and the brown out function are released, the IC starts to operate.

#### [Cold Start]

At the time of start-up, the IC operates under the condition: PFC reference voltage magnification =  $\times$  1.0 and QR over current detection voltage =  $\times$  1.0. This is the function that enables the stable start-up within required time by a momentary rising of PFC output voltage in order not to make start-up time longer during low temperature for applications with thermistor. At starting QR starts with a soft start. During this time PFC stops. And PFC can start operation after it passed 4ms from a soft start and P EO voltage is charged more than about 0.8V.

About the above the cold start operation, PFC operates until P\_VS voltage rises to 90% of AC 240V. When PFC output voltage rises to 90% the cold start is released. After cold start operation, the ACIN logic is set to ACIN=L when the detection of AC voltage hasn't finished yet. When the stable AC waveform is applied seven times in a row, the IC detects AC peak voltage by BR pin and the setting of ACIN=H/L is determined. When QR output is stable and A quarter of the QRFB voltage(CS detect voltage) is lower than POFFSET voltage, PFC stops after the time set at P\_TIMER pin. Refer to Figure 6.

# Operation explanation of Figure 6

- A: Input voltage VH IN is applied. Then the input voltage  $\times \sqrt{2}$  is outputs from PFC.
- B: Charge current flows from VH\_IN pin to the VCC pin capacitor through the start circuit. Then VCC pin voltage rises.
- C: When VuvLo1 (typ=13.5V) < VCC pin, VCC UVLO is released and the internal regulator rises.
- D: When the IC detects BR pin voltage > 1.0V on the condition that VCC ULVO is released, and the brown out function is released.
- E: QR DCDC starts operation. When QR switching operation starts, secondary output VOUT raises. After QR DC/DC starts up, secondary output voltage is needed to be stable within TFoLP(typ=128ms). During the start-up the IC operates in below conditions by cold start function until PFC become 90% of AC230V.

Over current detection of QR = AC100V (QRFB/QRCS=4.0)

Output voltage of PFC = AC230V (PFC standard voltage=2.5V)

After the cold start, the IC operates under the status AC 100V until AC voltage is detected.

And if POFFSET pin voltage CS detect voltage after the cold start, PFC stops after the setting time of PTIMER pin.

#### [QR Start-Up Operation]

- E: IC adjusts the over-current limiter of QR DC/DC part during the operation of soft start1 against over voltage and current rising. IC operates in the soft start1 state for tss1(typ=0.5ms). Then maximum current of QR is limited to 12%.
- F: IC adjusts the over-current limiter of QR DC/DC part during the operation of soft start2 against over voltage and current rising. IC operates in the soft start2 state for tss2 (typ=1.0ms). Then maximum current of QR is limited to 25%.
- G: IC adjusts the over-current limiter of QR DC/DC part during the operation of soft start3 against over voltage and current rising. IC operates in the soft start3 state for tss3 (typ=2.0ms). Then maximum current of QR is limited to 50%.
- H: IC adjusts the over-current limiter of QR DC/DC part during the operation of soft start4 against over voltage and current rising. IC operates in the soft start4 state for tss4 (typ=4.0ms). Then maximum current of QR is limited to 75%.
- I: When Tss4 (typ=4ms) passed from start-up, soft start function finishes.
- J: When secondary output voltage is stable, the QR\_FB voltage is also stable by constant value corresponding to flow current from photo coupler. At normal state, QR\_FB voltage is QR\_FB

#### [PFC Start-Up Operation]

- I: When P\_VS pin voltage is more than VP\_SHORTH (typ=0.3V), the IC judges that the PFC output is normal condition. After finishing the soft start of QR, PFC starts to operate when P\_EO voltage is over 0.8V. At this time PFC output rises to 90% of setting voltage of ACIN=H.
- K: After PFC output rise to 90%, the cold start is released and PFC reference voltage and QR gain is set to ACIN=L.
- L: AC is detected seven consecutive by BR pin. The operation is started by ACIN setting controlled by AC voltage. The IC operates under the condition PFC reference voltage = 2.5V because ACIN=H is detected.




Figure 6. Start-up Sequence Timing Chart

# (3) VCC Pin Protection Function

The IC builds in VCC low voltage protection function, "VCC UVLO (Under Voltage Lock Out)", VCC over voltage protection function, "VCC OVP (Over Voltage Protection)", and VCC CHARGE function that operates in case the VCC voltage drops. VCC UVLO and VCC OVP are for stopping switching to prevent the switching MOSFET from destroying at abnormal voltage. VCC charge function stabilizes the secondary output voltage by stabilizing VCC voltage to charge the power from the high voltage line to VCC pin through the starter circuit when the VCC voltage drops.

And VCC pin releases latch protection when VCC voltage is low.

# (3-1) VCC UVLO / VCC OVP Function

VCC UVLO is an auto recovery comparator that has voltage hysteresis. VCC OVP is latch protection. VCCOVP has mask time to prevent a false detection by surge etc. When the situation of VCC pin voltage >  $V_{OVP}$  (typ=27.5) continues for  $T_{LACH}$  (typ=100us), OVP protection is operated.

# (3-2) VCC Charge Function

After the VCC pin voltage >VUVLO1, once VCC < VCHG1 VCC charge function operates. Then VCC pin is charged from VH\_IN pin through starter circuit. The function prevents VCC starting failure. In charging VCC, PFC switching operation is stopped to stable VCC pin charge. When the VCC pin voltage rises to VCC >VCHG2, VCC charging is stopped, and PFC starts to work. The operations are shown in figure-7. However, as VH\_IN voltage is AC input, VCC is not charged in the range of low voltage. During this time, VCC charging function operates but VCC pin is not charged. Even If the AC voltage is low, adjust the value of VCC capacitor in order for VCC pin not to become lower than UVLO and more than 22uF is recommended as the value of VCC capacitor. And to prevent thermal runaway, this function also stops when the overheating of the IC operates.




Figure 7. VCC UVLO / VCC OVP / VCC Charge Function Timing Chart

- A: VH IN pin voltage is applied, VCC pin voltage starts rising.
- B: VCC > VUVLO1, VCC UVLO is released, QR DC/DC operates. After that, PFC operation starts at QR soft-start finished.
- C: VCC > VOVP, VCC OVP detects the overvoltage in the IC.
- D: If the state of VCC > V<sub>OVP</sub> continues for TLATCH (typ=100us) time, switching stops by the OVP function. (Latch mode).
- E: Because of latch protection, PFC and QR don't operate switching. Then, VCC voltage decreases because there is supply from an auxiliary winding. If VCC pin voltage<VCHG1, VCC pin voltage rises by operating VCC recharging function
- F: VCC pin voltage > VCHG2, VCC recharge function stops. Because of latch protection, PFC and QR don't operate switching. By the operation of E and F, latch is not released since VCC voltage is stabilized. For that, latch protection is not released.
- G: (The same as E.)
- H: (The same as F.)
- I: The voltage of VH\_IN is stopped to supply. Then the brown out is detected and X-cap electrical discharge is started.
- J: Because VH\_IN is lost, VCC charging function operates but VCC is not charged. So VCC voltage decreases. If VCC pin voltage < VUVLO2, VCC UVLO function operates.
- K: VCC<VLATCH, Latch is released.
- L: When the secondary output has no load, QR DCDC works burst operation. VCC pin voltage drops because power does not supply from auxiliary winding
- M: VCC<VCHG1, VCC recharging function operates.
- N: VCC> VCHG2, VCC recharge function stops.
- O: (The same as M.)
- P: To increase a load, the power supply of the auxiliary winding starts.

However when the VCC recharge function operates, the standby power is increased because the loss of (VHIN voltage – VCC voltage) × VH current occurs. So design the application which supplies electricity from the auxiliary winding to VCC during no load. And operate VCC recharge function in time of a start-up assist, an over load protection, and a latch protection.

# (4) COMP Pin (Outside forced stop function)


The COMP pin is used for forced stop function. When the COMP pin is lower than VCOMP (typ=0.5V), PFC part and QR DC/DC part stop. A detection timer TCOMP (typ=150us) is builds in to prevent detection errors caused by noise. The stop mode is latched.

The COMP pin is pulled up by RCOMP (typ= $25.9k\Omega$ ), When the COMP pin is pulled down by a lower resistance value than R<sub>T</sub>( $3.70k\Omega$ .typ), IC detects the abnormality and IC operates latch off. The application examples are shown in Figure 8, 9 and 10.

# Overheating Protection by NTC Thermistor

When a thermistor is attached to the COMP pin, latch stop can be operated when overheating occurs. In the case of this application, it should be designed so that the thermistor resistance becomes  $R_T$  (typ=3.70k $\Omega$ ) when overheating is detected.

(Figure 8, 9 are application circuit examples in which latching occurs when Ta = 110°C.)
Please set the capacitor value less than 0.01uF to stabilize COMP pin voltage if COMP pin is attached capacitor to GND.



20.0 18.0 16.0 14.0 12.0 Resister value 10.0 8.0  $R_T t (typ3.7k\Omega)$ 6.0 Detect 4.0 2.0 0.0 0 20 100 120 140 160 180 200 Temparature T[°C]

Figure 8. COMP Pin Overheating Protection Application

Figure 9. Temperature-Thermistor Resistance Value Characteristics

# **Secondary Output Voltage Overvoltage Protection**

A photo-coupler is attached to the COMP pin to perform detection of secondary output overvoltage.




Figure 10. Output Overvoltage Protection Application

#### (5) BR Pin

The BR Pin has built-in three functions below. Usage example is shown in Figure 11.

- 1: Low AC voltage protection. (Blown IN/OUT) If BR pin voltage peak is lower than V<sub>BR1</sub> (typ=1.0V), the operation is stopped.
- 2: When the condition is detected that BR pin voltage peak is lower than VBR1 (typ1.0V), and x-cap discharging function is operated from VH IN pin.
- 3: AC input voltage judges whether 240V or 100V, and PFC reference voltage and voltage level of the QRCS over-current detection and POFFSET current are switched by ACIN logic. When the peak of BR pin voltage is higher than VACIN(typ=2.5V), IC judges ACIN=H. And when it is lower, it judges AC100V.

The Input voltage to the BR pin is the full-wave / half-wave rectified AC waveform of 50Hz/60Hz voltage divided by resistance. In addition, in order to stabilize the input waveform, the capacitor (0.1nF to 10nF) must be connected close to the BR pin.

#### (5-1) Low AC Voltage Protection (Blown IN/OUT)

When AC voltage is low, blown out function can stop the PFC block and QR block operation. The AC input voltage is connected to the BR pin through two divider resistors. When the peak voltage of the BR pin is higher than  $V_{BR1}$  (typ=1.0V), the IC judges normal state and QR DC/DC starts operation and QR and PFC start to operate.

If the AC outlet is plugged out after the IC operates, QR DCDC part stop after T<sub>BR</sub> (typ=256ms) after the IC detects that BR pin exceeds V<sub>BR</sub> (typ=1.0V) finally. Moreover, X capacitor discharge function is operated.

# (5-2) X Capacitor Discharge Function

After it past T<sub>BR</sub> (typ=256ms) from AC voltage dropping, X-capacitor discharge function is operated. X-capacitor discharge function operates to be linked VCC recharge function after VCC is discharged.






Figure 11. Blown IN/OUT Application Circuits



(1) When AC input voltage drops BR <  $V_{BR1}$ (typ=1.0V) for more than 256ms, QR DC/DC operation stops In this case, X-cap discharge function starts to operate.



- (2) When the AC outlet is pulled out, BR pin voltage <  $V_{BR1}$  (typ=1.0V), QR DC/DC output stops after 256ms from the time which the BR terminal voltage drops to 1.0V or less. In this case, Xcap discharge function operates.
- (3) If the AC outlet is pulled out, BR pin voltage is higher than  $V_{BR1}$  (typ=1.0V), QR DC/DC does not stop. After  $T_{BR}$  (typ=256ms) from the time which the BR pin peak voltage drops to  $V_{BR1}$  (typ=1.0V), QR DC/DC stops and X-cap discharge function operates.

Figure 12. BR Pin Timing Chart

#### (5-3) PFC Output Voltage Switching Function

In order to make PFC boosting rate constant for AC input voltage that varies by region, PFC output voltage value is switched by AC100V or AC240V. For example, PFC output voltage is set to 260V in the case of AC100V-based input and PFC output voltage is set to 400V in the case of AC240V-based input. As a result, the PFC efficiency of AC100V is improved and the noise of AC100V is low.

This function is detected AC100V or AC240V by BR pin voltage divided resistor from AC input voltage. (Refer to Figure 13). See the timing chart of Figure 14, When the waveform (voltage higher than the voltage  $V_{ACIN}$  (typ=2.5V)) of 9 cycles is applied continuously, IC judges AC240V system. Then, GM amplifier reference voltage inside IC is changed from  $V_{P\_VSAMPL}$  (typ=1.625V) to  $V_{P\_VSAMPL}$  (typ=2.5V), and the PFC output voltage is changed from 260V to 400V.




Figure 13. PFC output voltage switching function




Figure 14. PFC output voltage switching Timing Chart

# (6) The Quasi-Resonant DC/DC Driver

QR part of IC operates with PFM (Pulse Frequency Modulation) mode method. By monitoring the QR\_FB pin, QR\_ZT pin, and QR\_CS pin, the IC supplies optimum system for QR DC/DC operation. IC controls ON width (Turn Off) of external MOSFET by QR\_FB pin and QR\_CS pin. And IC controls OFF width (Turn ON) of external MOSFET by QR\_ZT pin. The details are shown below. (Refer to Figure 15)




Figure 15. DC/DC Block Diagram

#### (6-1) Determination of ON width (Turn OFF)

ON width is controlled by QR FB and QR CS. The IC decides ON width by comparison between the value which divide QR\_FB pin by AV<sub>CS1</sub> (typ=4) voltage and QR\_CS pin voltage. CS Limiter has changed comparator level lineally by QR\_FB voltage shown in Figure-16. QR\_CS voltage is also used over current limiter per pulse. By change over current limiter level and maximum blanking frequency by QR\_FB voltage, IC regulates output.

mode1: Burst operation

mode2: Frequency reduction operation (reduce max frequency)

mode3: Max frequency operation

mode4: Over load operation (To detect over load state, IC stops switching)




Figure 16. QR\_FB Pin Voltage - Over-Current Limiter, Max Frequency Characteristics

To adjust over-current limiter level, CS Over-Current Protection voltage is switched in soft-start, AC voltage. Vlim1 and Vlim2 are changed below.

Table 2. Over-Current Protection Voltage Detail

| Soft Start     | AC=100V AC=240V(PFC=OFF) |               | AC=240V(PFC=ON) |                |  |
|----------------|--------------------------|---------------|-----------------|----------------|--|
| Soil Start     | Vlim1                    | Vlim2         | Vlim1           | Vlim2          |  |
| Start to 0.5ms | 0.063V (12%)             | 0.009V (1.8%) | 0.056V (11%)    | 0.008V (1.7%)  |  |
| 0.5ms to 1ms   | 0.125V (25%)             | 0.019V (3.8%) | 0.113V (23%)    | 0.017V (3.4%)  |  |
| 1ms to 2ms     | 0.250V (50%)             | 0.038V (7.6%) | 0.225V (45%)    | 0.034V (6.8%)  |  |
| 2ms to 4ms     | 0.375V (75%)             | 0.056V (19%)  | 0.338V (68%)    | 0.051V (10.1%) |  |
| 4ms ≤          | 0.500V (100%)            | 0.75V (25%)   | 0.450V (90%)    | 0.068V (13.5%) |  |

<sup>\* (</sup>percent) is shown comparative value with Vlim1 (typ =0.5V) in normal operation.

The reason that distinguishes between AC100V and AC230V is by CS over-current protection voltage switch function which is shown in (6-3).

# (6-2) LEB (Leading Edge Blanking) Function

When a MOSFET for switching is turned ON, surge current occurs because of capacitance or rush current. Therefore, when QR\_CS voltage rises temporarily, the over-current limiter circuit may result to miss detections. To prevent miss detections, the IC has a built-in blanking function which masks for TLEB (typ=250ns) from switching QR\_OUT pin from L to H. This blanking function enables to reduce noise filter of QR\_CS pin.

# (6-3) QR\_CS Pin Over-Current Protection Switching Function

IC has changed PFC output voltage. When PFC output voltage changes high, ON time is short. As a result, maximum capable power increases for constant over-current limiter. For that while monitoring BR pin (ACIN detect voltage) the IC switches the over-current detection of the IC. In case of high voltage (AC230V) and PFC working, IC changes over-current comparator level to ×0.9 multiple of normal level.

# (6-4) Determination of OFF Width (Turn on)

OFF width is controlled at the QR\_ZT pin. When QR\_OUT is Low, the power stored in the coil is supplied to the secondary-side output capacitor. When this power supply ends as there is no more current flowing to the secondary side, the drain pin voltage of switching MOSFET drops. Consequently, the voltage on the auxiliary winding also drops. A voltage that was resistance-divided by Rzt1 and Rzt2 is applied to QR\_ZT pin. When this voltage level drops to VZT1 (typ=100mV) or below, MOSFET is turned ON by the ZT comparator. Since zero current status is detected at the QR\_ZT pin, time constants are generated using Czt, Rzt1, and Rzt2. Additionally, a ZT trigger mask function (described in section 6-5) and a ZT timeout function (described in section 6-6) are built in IC.

In addition, the voltage on auxiliary winding becomes negative value while the switching is turned ON, When the surge voltage negative is input to the QR\_ZT pin, IC may be mal-functioned. For this reason, preventing QR\_ZT voltage is lower than -0.3V, Please connect a Schottky diode between the pin and GND. (Refer to Figure 15) And, when the diode flows large leak current, ZT voltage is changed, ZTOVP level has changed. For the reason, it needs to select low leakage current diode in high degree. The Schottky diode is recommended RB751CM-40, RB530VM-30, and RB751VM-40 (made by Rohm).

# (6-5) ZT Trigger Mask Function

When MOSFET is switched from ON to OFF, surge noise may occur at the QR\_ZT pin.

Then, the ZT comparator and ZTOVP comparator are masked for the T<sub>ZTMASK</sub> time to prevent ZT comparator operation errors. (Figure 17)




Figure 17. The Function of QR ZT Trigger Mask.

A: DC/DC OFF => ON

B: DC/DC ON => OFF

C: Since a noise occurs to QR\_ZT pin at B, IC masks ZT comparator and ZTOVP comparator detection for  $T_{ZTMASK}$  time.

#### (6-6) ZT Timeout Function

# (6-6-1) ZT Timeout Function 1

When QR\_ZT pin voltage is not higher than VZT2 (typ=200mV) for TZTOUT1 such as start or low output voltage, or QR\_ZT pin shorts to ground, IC turns on MOSFET by force. (Figure 18)

# (6-6-2) ZT Timeout Function 2

After ZT comparator detects VZT1 low voltage level, when IC does not detect a following VZT1 low voltage level within TZTOUT2, IC turns on MOSFET by force. After ZT comparator detects one bottom per one pulse, the function operates. For that, it does not operate at start or at low output voltage. When IC turns on more than 2nd bottom number, IC cannot detect QR\_ZT low voltage level by decreasing auxiliary winding voltage. Then, the function is operated.




Figure 18. The Function of ZT Time Out

- A: At the starting, IC starts to operate by ZT timeout function1 for QR\_ZT=0V.
- B: MOSFET turns ON
- C: MOSFET turns OFF
- D: QR\_ZT voltage decreases but the IC is not turned on by the maximum frequency function. During this function operated, QR\_ZT peak voltage is lower than VzT2 (typ=200mV) because of a reduction of QR\_ZT pin vibration. After this, the maximum frequency function is released.
- E: MOSFET turns ON by ZT timeout fucntion2 after TZTOUT2 (typ=24us) from D point.
- F: QR\_ZT voltage decreases but the IC is not turned on by the maximum frequency function. During this function operated, QR\_ZT peak voltage is lower than VZTOUT2 (typ=200mV) because of a reduction of QR\_ZT pin vibration.
- G: MOSFET turns ON by ZT timeout fucntion2 after TZTOUT2 (typ=24us) from F point.
- H: QR ZT pin is short to GND.
- I: MOSFET turns ON by ZT timeout function1 after TZTOUT1 (typ=70us).

#### (6-7) Soft Start Sequence

Normally, when AC voltage is applied there is a large amount of current flow then secondary the output voltage and current overshoot. To prevent it, the IC has a built-in soft-start function. When VCC pin voltage is lower than V<sub>UVLO2</sub> (typ=8.2V), IC is reset. After that, when AC voltage is applied, the IC operates soft-start. The soft start function is shown below:

start to 0.5ms => Set QR\_CS limiter to 12.5% of normal operation.

0.5ms to 1ms => Set QR\_CS limiter to 25% of normal operation.

1ms to 2ms => Set QR\_CS limiter to 25% of normal operation.

Set QR\_CS limiter to 50% of normal operation.

Set QR\_CS limiter to 75% of normal operation.

4ms ≤ => normal operation

#### (6-8) QR\_ZT OVP (Over Voltage Protection)

The built-in OVP function to QR\_ZT pin of the IC has a protection type that is latch mode. ZTOVP corresponds to DC voltage detection and pulse detection for QR\_ZT pin.

For DC detection, when the QR\_ZT pin voltage is over VZTL(typ=5.0V) for TLATCH(typ=100us), IC starts to detect ZTOVP function. For pulse detection, IC detects high voltage pulse of 3 count and TLATCH(typ=100us) timer.

ZT OVP function operates in all states (normal state and over load state and burst state) after Tztmask(typ=0.5us) to prevent ZT OVP from miss-detecting by surge noise,.

For pulse detection, ZT OVP operation starts detection after TZTMASK delay time from QR OUT: H->L




Figure 19. The Function of Latch Mask and ZT OVP

- A: When QR\_OUT voltage is changed from H to L, the surge occurs at QR\_ZT pin. However, QR\_ZT pin OVP is not detected by TZTMASK (typ=0.5us).
- B: After it passes T<sub>ZTMASK</sub> time (typ=0.5us) from A point, the IC detects QR\_ZT pin OVP by ZT OVP comparator when QR ZT voltage > V<sub>ZTL</sub> (typ=5.0V).
- C: When ZTOVP comparator counts 3 pulse, T<sub>LATCH</sub> timer (typ=100us) operates.
- D: When the situation of pulse or DC of QR\_ZT pin voltage > VZTL (typ=5.0V) continues for T<sub>LATCH</sub> timer (typ=100us) from C point, IC operates latch protection by QR\_ZT OVP.

# (6-9) QR\_CS Open Protection

When QR\_CS is OPEN, to prevent a malfunction of QR\_OUT pin by a noise, the IC has built-in QR-CS pin open protection circuit. When QR\_CS is open, QR\_OUT switching is stopped by the function. (Auto-recovery protection.)




Figure 20. QR\_CS Open Protection Circuit.

#### (6-10) OUTPUT over Load Protection (FB OLP Comparator)

Over load protection is the function that monitors the load state of secondary output by QR\_FB pin, and fixes QR\_OUT pin on L. In over load status, photo-coupler has no current flow and QR\_FB pin rise, over load protection is detected. If the condition continues for TFOLP (typ=128ms), IC judges it is over load state, and QR\_OUT pin and P\_OUT pin is fixed to L. After QR\_FB voltage is over VFOLP1A (typ=2.8V), if QR\_FB voltage is lower than VFOLP1B (typ=2.6V) within TFOLP (typ=128ms), over load protection timer is reset.

Because QR\_FB is pull-up by a resistor to internal voltage , QR\_FB voltage starts to operate in the state which is more than VFoLP1A (typ=2.8V) in starting. For that, please set the stable time of secondary output voltage within TFoLP (typ=128ms) from the starting. After detecting over load, IC is stopped for Tolpst (typ =2048ms), and it is on auto-recovery operation. At this moment, the IC operates a soft start. In stopping switching, though VCC voltage decreases, the IC keeps the condition VCC pin voltage > Vuvlo2 because VCC recharging function charges VCC voltage from the starting circuit.




Figure 21. Auto Restart Operation by Over Load Protection.

- A: Because of QR\_FB > V<sub>FOLP1A</sub>, FBOLP comparator detects over load.
- B: When the state of A continues for T<sub>FOLP</sub> (typ=128ms), the IC stops switching by over load protection.
- C: During stopping switching by over load protection, VCC voltage drops. When VCC voltage is lower than  $V_{CHG1}$ , VCC re-charge function operates, and VCC voltage rises.
- D: When VCC voltage is higher than V<sub>CHG2</sub> by re-charge function, VCC recharge function is stopped.
- E: It takes for T<sub>OLPST</sub> (typ=2048ms) from B point until IC starts switching with soft-start.
- F: While over load state continues, QR\_FB voltage is over V<sub>FOLP1A</sub>. When it passes for T<sub>FOLP</sub> (typ=128ms) from E,IC stops switching.
- G: During stopping switching, VCC voltage drops. When VCC voltage becomes lower than V<sub>CHG1</sub>, VCC re-charge function operates and VCC voltage rises.
- H: When VCC voltage is higher than V<sub>CHG2</sub> by re-charge function, VCC recharge function is stopped.

# (6-11) QR\_OUT Pin Voltage Clamp Function

For the purpose of protecting the external MOSFET, H level of QR\_OUT is clamped to V<sub>OUTH</sub> (typ=12.5V) It prevents gate destruction of MOSFET by rising VCC voltage. (refer to Figure 22)




Figure 22. The Simple Circuit of QR\_OUT Pin.

# (7) Power Factor Correction (PFC: Power Factor Correction) Part

The Power Factor Correction Circuit is a voltage control method with the PFM boundary conduction mode. Because of this mode, ON width is fixed for a load. The operation circuit is shown is Figure 23 and Timing chart is shown in Figure 24.

# **Switching Operation**

- (1) Inductor current (I<sub>L</sub>) increases after MOSFET changes to ON.
- (2) When Vramp voltage becomes higher by comparing with the slope set by P\_RT pin, MOSFET turns OFF.
- (3) MOSFET is set to be ON after P\_IS pin detects at the zero point.




Figure 23. The Operation Circuit of PFC.

Figure 24. The Switching Timing Chart.

ON width is determined by Vramp voltage and VP\_EO pin voltage which controlled by loads. Vramp waveform is generated in the inside of the IC. Using this ON width fixing operation, peak current is decided by the below formula. IL = Vac × Ton/L1 (IL: coil current, Vac: input voltage, ton: ON width, L1: PFC inductance)

In case of constant loads, IL is determined according to the value of Vac because Ton and L1 are a fixing value. As a result, there is no phase difference between AC current and AC voltage, and a higher harmonic wave becomes smaller. Zero current detection operates with a negative voltage at P\_IS pin. The current flowing in sense resistor is detected by voltage.

If currents except for PFC loop flow to this resistor by the pattern of application board, the operation becomes an unstable condition because it can't detect current accurately. For that, please pay attention to the pattern of boards making application boards.

## (7-1) gmAMP

P\_VS pin monitors a voltage divided resistors of PFC output voltage. P\_VS voltage has the piled up ripple voltage of AC frequency (50Hz/60Hz).

The gmAMP filters this ripple voltage and controls the voltage level of P\_EO, by responding to error of P\_VS pin voltage and internal reference voltage  $V_{P \text{ VSAMPH}} / V_{P \text{ VSA$ 

Please remove the ripple of AC frequency by an error amp which is configured by P\_EO pin shown in figure 25. Gm constant is designed 44uA / V.




Figure 25. The Block Diagram of gmAMP.

PFC works switching operation within the P\_EO voltage range from about 0.8V to 3.0V. As P\_EO pin voltage rises, the ON width of P\_OUT pin becomes longer. And when it becomes lower than about 0.8V, the switching operation is stopped. For that, as P\_EO pin is shorted to GND forcibly by the exterior, it enables to stop the PFC operation. The transfer function of an error amp is shown below.

$$G = \frac{Vout}{Vin} = gm \times Z = gm \times \frac{1}{\frac{1}{Rout} + \frac{1}{R1} + \frac{1}{R2 + \frac{1}{j\omega C2}} + j\omega C1}$$

(In this formula, Rout means an output impedance of an amp.)

In the case of attaching R1, P\_EO voltage is clamped by the voltage which is multiplied by gm amplifier current and R1 If R1 is attached, R1 should be higher than  $1M\Omega$ . Basically, it is recommended that R1 is not attached. Figure 26 shows this specific characteristic.




Figure 26. gmAMP specific characteristic of frequency

According to the transfer function and Figure 26,

If you want the gain of A area to rise, please raise R1.

If you want pole between A to B to lower, please raise C2

If you want the gain of C area to rise, please raise R2.

If you want pole between C to D to lower, please raise C1

The whole of the transfer function as PFC determined by not only error amp but also IC peculiar gain, LC resonance, and the voltage dividing resistor of PFC output. Please set the invariable of the error amp and regulate the AC frequency in order it not to appear at P\_EO pin. And it is necessary to check in real applications.

#### (7-2) P VS Short Protection

The PFC built-in short protection function at P\_VS works by stopping switching at P\_OUT when P\_VS voltage < VP\_SHORTH / VP\_SHORTL (typ:0.3V/0.195V: -92% voltage of PFC output). The operation is shown is Figure 27.




Figure 27. The Short Protection of P\_VS Terminal

# (7-3) Gain Boost Function in P\_VS low Voltage

When the output voltage lowers by occurring sudden load changes, the tarn of a lowing output voltage becomes longer because of the slow voltage control loop. Therefore, when P\_VS pin voltage lowers to VPGUP1 / VPGUP2 (typ=2.25V/1.462V), it is suitable for -10% of output voltage, and the IC speeds up the voltage control loop. In the operation, ON width at P\_OUT pin increases, and PFC prevents output voltage from dropping for a long time. This operation is stopped when P\_VS pin voltage is higher than VPGUP1 /VPGUP2 (typ=2.25V/1.462V).

# (7-4) Gain Decrease Function in P\_VS over Voltage (Dynamic OVP)

In case the output voltage rises by starting up or sudden output load changes, as PFC voltage response is slow, output voltage is high for a long time. Therefore, IC speeds up voltage control loop gain by P\_VS first voltage protection function when P\_VS pin voltage is higher than VP\_OVP1Ltyp=2.625V/1.706V), it is suitable for +5% of the output voltage. In this operation, ON width at P\_OUT pin decreases, IC prevents output voltage from rising for a long time. This operation is stopped when P\_VS pin voltage is lower than VP\_OVP1 H/ VP\_OVP1L (typ=2.625V/1.706V).

# (7-5) P\_VS over Voltage Protection Function (Static OVP)

The IC has a second over voltage protection, for the case that P\_VS voltage exceeds over the first over voltage protection voltage  $V_{P_OVP1H}/V_{P_OVP1L}$ . P\_VS pin voltage is exceeded  $V_{P_OVP2H}/V_{P_OVP2L}$  (typ=2.725V/1.771V), PFC switching is stopped instantly. When P\_VS pin voltage decrease lower than  $V_{P_OVP3H}/V_{P_OVP3L}$  (typ=2.625V / 1.706V), switching operation is re-start. Refer to Figure 28.




Figure 28. P\_VS Over Voltage Protection (Auto Restart Mode).

#### (7-6) P OVP Terminal over Voltage Protection Function

 $P\_OVP$  pin is an over voltage protection function which is available in the case that the output of PFC rises more than  $P\_VS$  over voltage protection function  $V_{P\_OVP2}$  under an abnormal condition or is made latch. (Refer to Figure 29) This function makes it possible to protect PFC by double putting together with  $P\_VS$  over voltage protection function.

The IC stops switching operation (latch mode) after timer (typ=200us), if P\_OVP increases more than V<sub>POVP4</sub> (typ=2.5V). By the internal timer, the IC avoids detection error. The operation is shown is Figure 30.




Figure 29. The Protection of P\_POVP (Latch mode).

Figure 30. Timing Chart

# (7-7) P\_IS Pin: Zero Current Detection and Over-Current Detection Function

Zero current detection circuit is the function that detects zero cross of PFC inductor current (IL). (Shown in Figure 32) The voltage of P\_IS pin becomes more than the voltage of zero current detection and P\_OUT output turn ON after it is passes for Delay time.




Figure 31. Current Detection Circuit of P\_IS Terminal




Figure 32. P IS Zero Current Detection Delay Time

# (7-8) P\_IS pin over current detection protection function

In normal operation, turn OFF of PFC is controlled by the ON width determined by P\_EO pin voltage. However, it turns OFF with pulse- by-pulse by operating over current protection when P\_IS pin becomes lower than the voltage (IS over current detection voltage) Vis\_ocp (typ=-0.6V). This protection prevents the IC from flowing over current to MOSFET.

This function controls the ON width, so PFC voltage falls if it operates. Please decide the sense resistor of PFC within the range of AC voltage specification in order the function not to operate in normal operation. The level of over current detection protection detects AC voltage, and the level is switching.

#### (7-9)P\_RT pin setting

This pin sets the maximum frequency by external resistor which generated in the interior of the IC. By P\_RT resistor value, maximum frequency, maximum ON width, and P\_IS delay time are set. They are shown in Figure 33-35. The maximum ON width for minimum AC voltage is calculated by the following expression on application. The maximum ON width set by P\_RT resistance is shown in Figure-33


$$T_{MAXON}[s] = \frac{2 \times L \times P_O}{V_{ACMin}^2 \times \eta}$$

VAC Min: Minimum input power, L: Inductor, Po: Max output power (W), Efficiency  $\eta$ 

The maximum ON width which set in Figure 31 needs to set more than TMAXON width which shows above. In order to improve the efficiency in a light load, the frequency rising in a light load is limited to set value at P\_RT pin, by the maximum frequency of Figure 32.

Furthermore, Delay time from the comparator for zero cross detection VzcD (typ=-10mV) can be set in P\_RT pin. (Refer to Figure 33)

The IC can't operate in more 500kHz than maximum frequency because it has a peculiar delay time, external MOSFET delay and delay time of drive circuit even if  $P_RT$  resistor is attached less than  $39k\Omega$ ..








Figure 35. The Relationship of RT and PFC Zero Current Detection Delay\*




Figure 34. The Relationship of RT and ON Width\*

<sup>\*</sup>The above chart is for reference only. After confirmation of the actual device, please set the constant.

#### (7-10) PFC ON/OFF setting function

This is a function that stops PFC switching operation in a light load, and improve the efficiency of the whole of systems. PFC ON/OFF power is detected by a current limiter level of QR\_CS pin (CS detection). (It is CS detect shown in Figure 38.)

CS detect = QR FB voltage / AVcs1

In application design, QR\_FB voltage is needed to set to the power which hopes PFC ON/OFF. The POFFSET voltage is calculated by QR\_FB voltage /4. It is set by POFFSET resistor that POFFSET voltage corresponds to the value.

With comparing the current limiter voltage with the voltage set POFFSET pin, PFC ON/OFF electric power is set. The relation of CS detection and QR\_FB is shown in below. To set POFFSET voltage within the range of this CS detection enables the IC to operate PFC ON/OFF.




Figure 36. Relation of CS detection voltage -QR\_FB voltage

The relation of CS detection voltage and output voltage is shown in below.

Output electric power: Po=1/2×Lp×lp²×Fsw×η=1/2×Lp× (Vcs/Rs) ² × Fsw ×η

(Lp: QR primary side inductance, V<sub>CS</sub>: over current detection voltage, Rs: sense resistor, Fsw: Switching frequency, η: efficiency)

VCS = CS detection + Vpfc × Tondelay Lp\*Rs (Vpfc: input voltage of QR)

The CS detection voltage is detected PFC ON/OFF. According to this formula the graph of the relation is shown in Figure 37.




Figure 37. Relation of output electric power - CS detection

IC operates PFC ON/OFF comparing CS detect with POFFSET pin voltage. As a load increases in PFC OFF state, CS detect voltage increases. CS detect voltage increases than fixed POFFSET voltage for  $T_{PFCON}(typ=4ms)$ , PFC turns from OFF to ON. While, as a load decreases in PFC ON state, CS detect voltage decreases. PFC turns OFF when the CS detect voltage lowers than the fixed POFFSET voltage.

It is expressed in electric specification that the P\_OFFSET voltage turns PFC from ON to OFF in QR\_CS = 0.15V (DC). It is regulated in P\_OFFSET current in order to reduce the power varying of PFC ON/OFF(V\_OFSON, V\_OFSOFF) by decreasing the difference between CS detection voltage and P\_OFFSET voltage. So that, there is a large varying in POFFSET current, but it is designed that the varying of CS detection voltage and P\_OFFSET become to be small.

P OFFSET pin current is determined below.

PFC OFF : ACIN=L => PFC current is I\_OFFSET4(typ=5.5uA) : ACIN=H => PFC current is I\_OFFSET3(typ=5.0uA)

PFC ON : ACIN=L => PFC current is I\_OFFSET2(typ=4.5uA) : ACIN=H => PFC current is I\_OFFSET1(typ=4.0uA)

For the current, PFC ON/OFF is needed to adjust POFFSET pin resistor.

To compensate PFC ON/OFF power variation by AC voltage, PFCOFF current is changed in ACIN=H/L.

An operation circuit diagrams shown in Figure 38, a resources operation circuit diagram is shown in Figure 39, and a switching operation is shown in Figure 40.




Figure 38. PFC ON/OFF operation circuit diagrams




Figure 39. Resources Operation Circuit

Figure 40. Timing Chart

Because CS detect voltage shown in Figure-39 is generated by QR\_FB voltage. When QRFB voltage ripple is large, PFC ON/OFF may not be at target point because CS detect voltage is also piled up ripple. In this case, please regulate output capacitors of QR\_FB pin and so on.

P\_TIMER pin is setting time pin which sets the time of detecting output electric power decline (CS limit voltage decline) to stopping PFC (PFC: ON to OFF). In order not to switch PFC by changing loads in such a case of pulse loads, please coordinate the time by this pin.

If the QR loads become to be light, peak current of QR is lower. Thus, if the voltage of CS limit lowers than DC voltage setting at P\_OFFSET pin, the IC starts to charge to external capacity of P\_TIMER pin. P\_TIMER pin voltage rises, and PFC is stopped at the moment of exceeding the P\_TIMER detection voltage (typ=2.0V).

To stabilize the P OFFSET voltage, a capacitor 0.1uF is recommended at P OFFSET pin.

When it wants to decrease PFC OFF power setting, it needs to decrease P\_OFFSET resistor. Then, IC may be burst operation. When IC operates in burst operation, it needs to fit P\_TIMER capacitor value because PFC ON/OFF is decided by burst frequency and P\_TIMER setting time. And, please confirm operation in an actual application when setting.

And if you want PFC to continue operation without PFC=OFF function, please connect P\_OFFSET pin and P\_TIMER pin to GND. And if PFC is operated in a light load condition, there is a possibility that a current supply from an auxiliary winding fails. In

that case, please pay attention to VCC decreasing, and PFC and QR are stopping. Furthermore, when it is set PFC ON/OFF by using external photo-coupler without using PFC ON/OFF function, set in below circuit.




Figure 41. External PFC ON/OFF circuit

# **Operation Mode of Protection Circuit**

Operation mode of protection functions are shown in Table 3.

Table 3. Operation Mode of Protection Circuit.

|  |  | Operation Mode                                  |  |  |   |
|--|--|---|--|--|---|
| Item                                   | Comments                                       | Detection Method                                | Operation At<br>Detection                          | Release Method                                 | Operation At<br>Release                       |
| VCCUVLO                                | VCC Pin<br>Low Voltage Protection              | VCC<8.2V<br>(VCC Falling)                       | PFC Part,<br>DC/DC Part<br>STOP                    | VCC>13.5V<br>(VCC Rising)                      | PFC Part,<br>DC/DC Part<br>Start Up Operation |
| VCCOVP                                 | VCC Pin<br>Over Voltage Protection             | VCC>27.5V<br>During 100us<br>(VCC Rising)       | PFC Part,<br>DC/DC Part<br>Latch STOP              | VCC<6.2V<br>(VCC Falling)                      | PFC Part,<br>DC/DC Part<br>Latch released     |
| Brown Out                              | Input AC Voltage<br>Low Voltage Protection     | BR<1.0V<br>During 256ms<br>(BR Falling)         | PFC Part and QR<br>Part STOP,<br>X-Cap Discharging | BR>1.0V<br>(BR Rising)                         | Normal Operation                              |
| СОМР                                   | COMP Pin Protection                            | COMP<0.5V<br>During 150us<br>(COMP Falling)     | PFC Part,<br>DC/DC Part<br>Latch Stop              | VCC<6.2V<br>(VCC Falling)                      | PFC Part,<br>DC/DC Part<br>Latch released     |
| QR_FB_OLP                              | QR_FB Pin<br>Over-Current Protection           | QR_FB>2.8V<br>During 128ms<br>(QR_FB Rising)    | DC/DC ,PFC Parts<br>STOP                           | QR_FB<2.6V During<br>2048ms<br>(QR_FB Falling) | Normal Operation                              |
| QR_ZT OVP                              | QR_ZT Pin<br>Over Voltage Protection           | QR_ZT>5.0V<br>During 100us<br>(QR_QR_ZT Rising) | DC/DC, PFC Parts<br>Latch Stop                     | VCC<6.2V<br>(VCC Falling)                      | PFC Part,<br>DC/DC Part<br>Latch released     |
| P_IS OCP                               | P_IS Pin<br>Short Protection                   | P_IS<-0.60V<br>(P_IS Falling)                   | PFC Part Output<br>STOP                            | Pulse by Pulse                                 | Normal Operation                              |
| P_VS<br>Short Protection 1(2)          | P_VS Pin<br>Short Protection                   | P_VS<0.300V(0.195V)<br>(P_VS Falling)           | PFC Part Operation STOP                            | P_VS>0.300V(0.195V)<br>(P_VS Rising)           | Normal Operation                              |
| P_VS<br>Gain rise voltage1(2)          | P_VS Pin<br>Low Voltage<br>Gain Boost Function | P_VS<2.250V(1.462V)<br>(P_VS Falling)           | Gm-Amp.<br>GAIN Boost                              | P_VS>2.250V(1.462V)<br>(P_VS Rising)           | Normal Operation                              |
| P_VS<br>Gain fall voltage1(2)          | P_VS Pin Dynamic<br>Over Voltage Protection    | P_VS>2.625V(1.706V)<br>(P_VS Rising)            | Gm-Amp.<br>GAIN Down                               | P_VS<2.625V(1.706V)<br>(P_VS Falling)          | Normal Operation                              |
| P_VS<br>over voltage<br>protection1(2) | P_VS Pin Static<br>Over Voltage Protection     | P_VS>2.725V(1.771V)<br>(P_VS Rising)            | PFC Part<br>STOP                                   | P_VS<2.603V(1.692V)<br>(P_VS Falling)          | Normal Operation                              |
| P_OVP OVP                              | P_OVP Pin<br>Over Voltage Protection           | P_OVP>2.5V<br>(P_VS Rising)                     | PFC Part,<br>DC/DC Part<br>Latch Stop              | VCC<6.2V<br>(VCC Falling)                      | PFC Part,<br>DC/DC Part<br>Latch released     |

**Absolute Maximum Ratings** (Ta = 25°C)

| Parameter                        | Symbol               | Rating                  | Unit | Conditions  |
|----------------------------------|----------------------|-------------------------|------|---|
| Maximum Applied Voltage 1        | $V_{max1}$           | -0.3 to +30.0           | V    | VCC   |
| Maximum Applied Voltage 2        | V <sub>max2</sub>    | -0.3 to +650            | V    | VH_IN   |
| Maximum Applied Voltage 3        | V <sub>max3</sub>    | -0.3 to +15.0           | V    | P_OUT, QR_OUT   |
| Maximum Applied Voltage 4        | $V_{max4}$           | -0.3 to +6.5            | V    | QR_FB, COMP, P_EO, BR ,<br>P_RT, P_OFFSET, P_OVP,<br>P_VS, QR_CS, P_TIMER |
| Maximum Applied Voltage 5        | V <sub>max5</sub>    | -0.3 to +7.0            | V    | QR_ZT   |
| Maximum Applied Voltage 6        | $V_{max6}$           | -6.5 to +0.3            | V    | P_IS  |
| P_OUT Pin Output Peak Current 1  | I <sub>P OUT1</sub>  | -0.5                    | Α    | source  |
| P_OUT Pin Output Peak Current 2  | I <sub>P OUT2</sub>  | +1.0                    | Α    | sink  |
| QR_OUT Pin Output Peak Current 1 | I <sub>QR OUT1</sub> | -0.5                    | Α    | source  |
| QR_OUT Pin Output Peak Current 2 | I <sub>QR OUT2</sub> | +1.0                    | Α    | sink  |
| Allowable Dissipation            | P <sub>d</sub>       | 0.68 <sup>(Note1)</sup> | W    | mounted   |
| Operating Temperature Range      | T <sub>opr</sub>     | -40 to +105             | °C   |   |
| Storage Temperature Range        | T <sub>str</sub>     | -55 to +150             | °C   |   |

(Note1) Derate by 5.5 mW/°C when operating above Ta = 25°C when mounted (on 70 mm × 70 mm, 1.6 mm thick, glass epoxy on single-layer substrate).

Caution: Operating the IC over the absolute maximum ratings may damage the IC. The damage can either be a short circuit between pins or an open circuit between pins and the internal circuitry. Therefore, it is important to consider circuit protection measures, such as adding a fuse, in case the IC is operated over the absolute maximum ratings.

**Recommended Operating Conditions** (Ta = 25°C)

| Parameter                    | Symbol          | Rating      | Unit | Conditions        |
|------------------------------|-----------------|-------------|------|-------------------|
| Power supply voltage range 1 | V <sub>CC</sub> | 8.9 to 26.0 | V    | VCC Pin Voltage   |
| Power supply voltage range 2 | V <sub>H</sub>  | 80 to 600   | V    | VH_IN Pin Voltage |

**Recommended External Parts** (Ta = 25°C)

|                        | /                     |                 |      |
|------------------------|-----------------------|-----------------|------|
| Parameter              | Symbol                | Rating          | Unit |
| VCC Pin Capacitor      | C <sub>VCC</sub>      | 22.0~           | μF   |
| BR Pin Capacitor       | C <sub>BR</sub>       | 0.1 to 10       | nF   |
| P_OFFSET Pin Capacitor | C <sub>P_OFFSET</sub> | 0.1~            | μF   |
| COMP Pin Capacitor     | $C_COMP$              | to 0.01         | μF   |
| OR 7T pin diode        | Dztp                  | Schottkey diode | _    |

Electrical Characteristics (Unless otherwise noted, Ta=25°C, VCC=15V)

| Parameter                                  | Symbol                                  | Specifications |                           |      | Unit    | Conditions  |
|--|---|----------------|---------------------------|------|---------|---|
| Farameter                                  | Symbol                                  | Min            | Тур                       | Max  | Ullit   | Conditions  |
| [ Circuit Current ]                        |   |                |                           |      |         |   |
| Circuit current (ON) 1                     | I <sub>ON1</sub>                        | -              | 1.0                       | 1.4  | mA      | PFC=OFF<br>QR_FB=2.0V<br>(During Pulse Operation)             |
| Circuit current (ON) 2                     | I <sub>ON2</sub>                        | -              | 1.2                       | 1.7  | mA      | PFC=ON QR_FB=2.0V (During Pulse Operation)                    |
| Circuit current (ON) 3                     | Іомз                                    | -              | 600                       | 780  | μA      | PFC=OFF<br>FB=0.0V<br>(During Burst Operation)                |
| [ Start-Up Circuit Block ]                 |   |                | <u> </u>                  |      |         |   |
| Start current 1                            | I <sub>START1</sub>                     | 0.55           | 0.85                      | 1.15 | mA      | VCC= 0V   |
| Start current 2                            | I <sub>START2</sub>                     | 4.5            | 6.5                       | 8.5  | mA      | VCC=10V   |
| OFF Current                                | I <sub>START3</sub>                     | -              | 8                         | 16   | μA      | Input Current from VH _IN<br>Terminal after Releasing<br>UVLO |
| VH voltage switched start current          | Vsc                                     | 0.8            | 1.5                       | 2.1  | V       |   |
| VH_IN minimum operation voltage            | VHACT                                   | 30             | -                         | -    | V       | VHIN start to flow  |
| [ VCC Pin Protection Function              | -                                       |                |                           |      |         |   |
| VCC UVLO voltage1                          | V <sub>UVLO1</sub>                      | 12.5           | 13.5                      | 14.5 | V       | VCC Rise  |
| VCC UVLO voltage 2                         | $V_{UVLO2}$                             | 7.5            | 8.2                       | 8.9  | V       | VCC Drop  |
| VCC UVLO hysteresis                        | V <sub>UVLO3</sub>                      | -              | 5.3                       | -    | V       | V <sub>UVLO3</sub> =V <sub>UVLO1</sub> -V <sub>UVLO2</sub>    |
| VCC charge start voltage                   | V <sub>CHG1</sub>                       | 8.5            | 9.5                       | 10.5 | V       | Start Circuit Operation Voltage                               |
| VCC charge end voltage                     | V <sub>CHG2</sub>                       | 9.5            | 10.5                      | 11.5 | V       | Stop Voltage from V <sub>CHG1</sub>                           |
| VCC OVP voltage                            | V <sub>OVP</sub>                        | 26.0           | 27.5                      | 29.0 | V       | VCC Rise  |
| [ BR Pin (7pin) ]                          |   |                |                           |      |         |   |
| BR detect voltage1                         | $V_{BR1}$                               | 0.92           | 1.00                      | 1.08 | V       | BR Rise   |
| BR detect voltage 2                        | $V_{BR2}$                               | -              | 0.70                      | -    | V       | BR Fall   |
| BR hysteresis<br>BR timer                  | V <sub>BRHYS</sub> T <sub>BRTIMER</sub> | 204            | 0.30<br>256               | 307  | V<br>ms | PFC, DCDC Stop,<br>Discharge Start                            |
| ACIN switched voltage                      | V <sub>ACIN1</sub>                      | 2.3            | 2.5                       | 2.7  | V       | ACIN switched<br>BR peak voltage                              |
| [ COMP Pin (5pin) ]                        |   |                |                           |      |         |   |
| COMP pin detect voltage                    | V <sub>COMP</sub>                       | 0.37           | 0.50                      | 0.63 | V       |   |
| COMP pin pull-up resistor                  | R <sub>COMP</sub>                       | 19.4           | 25.9                      | 32.3 | kΩ      |   |
| Thermistor resistor detection value        | R <sub>T</sub>                          | 3.32           | 3.70                      | 4.08 | kΩ      |   |
| Latch release voltage<br>(VCC pin voltage) | VLATCH                                  | -              | V <sub>UVLO2</sub> – 2.00 | -    | V       |   |
| COMP Latch mask time                       | T <sub>COMP</sub>                       | 75             | 150                       | 240  | μs      |   |

Electrical Characteristics – continued (Unless otherwise noted, Ta=25, VCC=15V)

| Parameter  | Symbol                |                 | Specification    |                 | Unit       | Conditions                                     |
|--|-----------------------|-----------------|------------------|-----------------|------------|--|
| Farameter  | Symbol                | Min             | Тур              | Max             | UTIIL      | Conditions                                     |
| [ P_OFFSET block]  |                       |                 |                  |                 |            |  |
| P OFFSET source current 1  | I OFFSET1             | 2.0             | 4.0              | 6.0             | μA         | At PFC ON ACIN=H                               |
| P OFFSET source current 2  | I OFFSET2             | 2.5             | 4.5              | 7.0             | μA         | At PFC ON ACIN=L                               |
| P OFFSET source current 3  | I_OFFSET3             | 2.5             | 5.0              | 10.0            | μA         | At PFC OFF ACIN=H                              |
| P OFFSET source current 4  | I_OFFSET4             | 2.7             | 5.5              | 11.0            | μA         | At PFC OFF ACIN=L                              |
|  | 1_OFF3E14             | 2.7             | 0.0              | 11.0            | μπ         | QR CS=0.15V(DC)                                |
| P_OFFSET voltage<br>At PFC OFF                                   | $V_{	t OFSON}$        | 0.135           | 0.15             | 0.165           | V          | PFC OFF => ON Switched voltage                 |
| P_OFFSET voltage<br>At PFC ON                                    | V_ofsoff              | 0.135           | 0.15             | 0.165           | V          | QR_CS=0.15V(DC) PFC ON => OFF Switched voltage |
| Delay time at PFC ON   | TPFCON                | 2.60            | 4.00             | 5.40            | ms         | PFC ON delay time                              |
| P_TIMER Pin ]  |                       |                 |                  |                 |            | •  |
| P TIMER source current   | I <sub>PTIMER</sub>   | 1.8             | 2.0              | 2.2             | μA         |  |
| P TIMER detection voltage  | V <sub>P TIMER</sub>  | 1.9             | 2.0              | 2.1             | V          | P TIMER Rise                                   |
| PFC Part Gm Amplifier Block                                      |                       |                 |                  |                 | •          |  |
| •  | -                     |                 | 0.5              |                 | ι, Λ       |  |
| P_VS pin pull-up current   | I <sub>P VS</sub>     | - 2.44          | 0.5              | -               | μΑ         |  |
| Gm Amp. normal voltage 1   | V <sub>P_VSAMPH</sub> | 2.44            | 2.50             | 2.56            | V          |  |
| Gm Amp. normal voltage 2   | V <sub>P VSAMPL</sub> | 1.544           | 1.625            | 1.706           | V          |  |
| Gm Amp. trans conductance  | T <sub>P VS</sub>     | 30.8            | 44.0             | 59.2            | μA/V       |  |
| Maximum Gm amplifier source current                              | IP_EOsource           | 15              | 25               | 35              | μΑ         | P_VS=1.0V                                      |
| Maximum Gm amplifier sink  | IP_EOsink             | 24              | 40               | 56              | μA         | P VS=3.5V                                      |
| current  |                       |                 |                  |                 |            | _  |
| [ PFC Part OSC Block ]   |                       | 00              | 00               | 00              |            | DT FOLO  |
| Maximum ON width   | T <sub>MAXON</sub>    | 28              | 32               | 36              | us         | RT=56kΩ  |
| Maximum oscillation frequency                                    | FPMAX                 | 256             | 320              | 384             | kHz        | RT=56kΩ  |
| [ PFC Part P_IS Block ]  |                       |                 |                  |                 |            |  |
| Zero current detection voltage                                   | $V_{ZCD}$             | -15             | -10              | -5              | mV         |  |
| Zero current detection<br>voltage Delay                          | T <sub>ZCDD</sub>     | 0.4             | 0.8              | 1.2             | μs         |  |
| IS over-current detection voltage                                | V <sub>IS_OCP</sub>   | -0.625          | -0.600           | -0.575          | V          |  |
| *  | Figure of (           | %) is the r     | atio of VS s     | tandard volt    | age (1· 2  | .5V, 2:1.625V).                                |
| [1101 dit protection Block]                                      | riguic or (           | 0.200           | 0.300            | 0.400           | age (1. Z. | 1.04, 2.1.020 17.                              |
| P_VS short protection voltage1                                   | V <sub>P SHORTH</sub> | (-92%)          | (-88%)           | (-84%)          | V          | ACIN=H   |
| P_VS short protection voltage2                                   | V <sub>P SHORTL</sub> | 0.130<br>(-92%) | 0.195<br>(-88%)  | 0.260<br>(-84%) | V          | ACIN=L   |
| P_VS gain rise voltage1  | $V_{\text{PGUP1}}$    | 2.050<br>(-18%) | 2. 250<br>(-10%) | 2.450<br>(-2%)  | V          | ACIN=H   |
| P_VS gain rise voltage2  | $V_{\text{PGUP2}}$    | 1.332<br>(-18%) | 1.462<br>(-10%)  | 1.593<br>(-2%)  | V          | ACIN=L   |
| P_VS gain fall voltage 1   | $V_{POVP1H}$          | -               | 2.625<br>(+5%)   | -               | V          | ACIN=H   |
| P_VS gain fall voltage 2   | V <sub>P OVP1L</sub>  | -               | 1.706<br>(+5%)   | -               | V          | ACIN=L   |
| P_VS over voltage protection detection voltage1                  | V <sub>P OVP2H</sub>  | -               | 2.725<br>(+9%)   | -               | V          | ACIN=H   |
| P VS over voltage protection                                     | V <sub>P OVP2L</sub>  | -               | 1.771 (+9%)      | -               | V          | ACIN=L   |
|  |                       |                 |                  |                 |            | +  |
| detection voltage2 P_VS over voltage protection release voltage1 | V <sub>P OVP3H</sub>  | -               | 2.603<br>(+5%)   | -               | V          | ACIN=H   |

<sup>\*</sup> Definition of ACIN (L: BR Pin Voltage < 2.5V, H: BR Pin Voltage > 2.5V)

Electrical Characteristics – continued (Unless otherwise noted, Ta=25, VCC=15V)

| Darameter                                 | Cumbal              | ;           | Specifications       |             | Unit | Conditions                             |
|---|---------------------|-------------|----------------------|-------------|------|--|
| Parameter                                 | Symbol              | Min         | Тур                  | Max         | Unit | Conditions                             |
| [ PFC Part OVP Block ]                    |                     |             |                      |             |      |  |
| PFC OVP pin detection voltage             | $V_{POVP4}$         | 2.43        | 2.50                 | 2.57        | V    |  |
| PFC OVP pin detection timer               | T <sub>POVP4</sub>  | 100         | 200                  | 350         | us   |  |
| [ PFC Part OUT Block ]                    |                     |             |                      |             |      |  |
| P OUT pin H voltage                       | $V_{POUTH}$         | 10.5        | 12.5                 | 14.5        | V    | IO = -20mA                             |
| P OUT pin L voltage                       | V <sub>POUTL</sub>  | -           | -                    | 1.00        | V    | IO = +20mA                             |
| P_OUT pin pull down resistor              | R <sub>PDOUT</sub>  | 75          | 100                  | 125         | kΩ   |  |
| DC/DC Convertor Block (Tu                 |                     | "           |                      |             | "    |  |
| FB pin pull-up resistor                   | R <sub>FB</sub>     | 22.5        | 30.0                 | 37.5        | kΩ   |  |
| CS over-current detect                    |                     |             |                      |             |      | ED-2-2V/(ACINI-L)                      |
| voltage 1A                                | $V_{lim1A}$         | 0.475       | 0.500                | 0.525       | V    | FB=2.2V (ACIN=L)                       |
| CS over-current detect voltage 1B         | $V_{\text{lim1B}}$  | 0.410       | 0.450                | 0.490       | V    | FB=2.2V (ACIN=H)                       |
| CS over-current detect voltage 2A         | V <sub>lim2A</sub>  | 0.150       | 0.200                | 0.250       | V    | FB=0.8V (ACIN=L)                       |
| CS over-current detect voltage 2B         | V <sub>lim2B</sub>  | 0.130       | 0.180                | 0.230       | V    | FB=0.8V (ACIN=H)                       |
| Voltage gain 1 (⊿VFB/⊿VCS)                | AV <sub>CS1</sub>   | 3.40        | 4.00                 | 4.60        | V/V  | ACIN=L                                 |
| Voltage gain 2 (∠VFB/∠VCS)                | AV <sub>CS2</sub>   | 3.77        | 4.44                 | 5.11        | V/V  | ACIN=H                                 |
| CS Leading Edge                           |                     |             |                      | 2           |      |  |
| Blanking time                             | T <sub>LEB</sub>    | -           | 0.250                | -           | us   |  |
| Turn off time                             | T <sub>OFF</sub>    | -           | 0.250                | -           | us   | PULSE is applied to CS Pin             |
| Minimum ON width                          | T <sub>min</sub>    | -           | 0.500                | -           | us   | T <sub>LEB</sub> + T <sub>OFF</sub>    |
| Maximum ON width                          | T <sub>max</sub>    | 29.0        | 43.0                 | 57.2        | us   |  |
| DC/DC Convertor Block (Turi               | n On) ]             |             |                      |             |      |  |
| Maximum operating frequency 1             | F <sub>SW1</sub>    | 108         | 120                  | 132         | kHz  | FB=2.0V                                |
| Maximum operating frequency 2             | F <sub>SW2</sub>    | 20.5        | 30.0                 | 39.5        | kHz  | FB=0.5V                                |
| Frequency reduction start FB voltage      | V <sub>FBSW1</sub>  | 1.10        | 1.25                 | 1.40        | V    |  |
| Frequency reduction end FB voltage        | V <sub>FBSW2</sub>  | 0.435       | 0.50                 | 0.565       | V    |  |
| ZT comparator voltage 1                   | $V_{ZT1}$           | 60          | 100                  | 140         | mV   | ZT fall                                |
| ZT comparator voltage 2                   | $V_{ZT2}$           | 120         | 200                  | 280         | mV   | ZT rise                                |
| ZT trigger mask time                      | T <sub>ZTMASK</sub> | -           | 0.5                  | -           | us   | OUT H to L, for Protection Noise       |
| ZT trigger timeout period 1               | T <sub>ZTOUT1</sub> | 46.8        | 70.0                 | 92.8        | us   | The Operation without Bottom Detection |
| ZT trigger timeout period 2               | T <sub>ZTOUT2</sub> | 16.2        | 24                   | 31.8        | us   | Count from Final ZT Trigger            |
| DC/DC Convertor Block (Pro                |                     |             |                      |             |      |  |
| Soft start time 1                         | T <sub>SS1</sub>    | 0.35        | 0.50                 | 0.65        | ms   |  |
| Soft start time 2                         | T <sub>SS2</sub>    | 0.70        | 1.00                 | 1.30        | ms   |  |
| Soft start time 3                         | T <sub>SS3</sub>    | 1.40        | 2.00                 | 2.60        | ms   |  |
| Soft start time 4                         | T <sub>SS4</sub>    | 2.80        | 4.00                 | 5.20        | ms   |  |
| FB burst voltage 1 FB OLP voltage a       | V <sub>BURST1</sub> | 0.25<br>2.6 | 0.30<br>2.8          | 0.35<br>3.0 | V    | Over Load Detection                    |
| FB OLP voltage b                          | V <sub>FOLP1B</sub> | _           | 2.6                  | -           | V    | (FB Fall) Over Load Detection          |
| FB OLP detection timer                    | T <sub>FOLP</sub>   | 99          | 128                  | 166         | ms   | (FB Rise)                              |
| FB OLP detection times  FB OLP stop timer | T <sub>OLPST</sub>  | 1433        | 2048                 | 2664        | ms   |  |
| Latch release voltage                     |                     | 00          | V <sub>UVLO2</sub> – |             |      |  |
| (VCC pin voltage)                         | $V_{LATCH}$         | -           | 2.00                 | -           | V    |  |
| Latch mask time                           | T <sub>LATCH</sub>  | 50          | 100                  | 200         | μs   | ZTOVP, VCCOVP                          |
| ZT OVP voltage                            | V <sub>ZTL</sub>    | 4.64        | 5.00                 | 5.36        | V    |  |
| [DC/DC OUT Block]                         |                     |             |                      |             |      |  |
| QR_OUT Pin H Voltage                      | $V_{QROUTH}$        | 10.5        | 12.5                 | 14.5        | V    | IO=-20mA                               |
| QR_OUT Pin L Voltage                      | $V_{QROUTL}$        | -           | -                    | 1.00        | V    | IO=+20mA                               |
| QR_OUT Pin Pull-Down Res.                 | R <sub>QRDOUT</sub> | 75          | 100                  | 125         | kΩ   |  |

<sup>\*</sup> Definition of ACIN (L: BR Pin Voltage < 2.5V, H: BR Pin Voltage > 2.5V)

# **Power Dissipation**

The thermal design should set operation for the following conditions. (Since the temperature shown below is the guaranteed temperature, be sure to take a margin into account.)

- 1. The ambient temperature Ta must be 105°C or less.
- 2. The IC's loss must be within the allowable dissipation Pd.

The thermal abatement characteristics are as follows. (PCB:  $70 \text{ mm} \times 70 \text{ mm} \times 1.6 \text{ mm}$ , mounted on glass epoxy single-layer substrate)




Figure 42. Thermal Abatement Characteristics

# I/O Equivalence Circuits VCC GND QR\_FB QR\_ZT 2 3 4 COMP P\_E0 BR 5 6 8 P\_RT Internal Reg 9 P\_OFFSET 10 P OVP 11 P\_VS 12 QR\_CS Internal Reg Internal Reg Internal Reg 13 P\_IS 14 P\_OUT 15 QR\_OUT 16 P\_TIMER Internal Reg Internal Reg $\Box$ (N.C.) VH\_IN 17 18 N. C. Internal Circuit

Figure 43. I/O Equivalent Circuit Diagram

# **Operational Notes**

#### 1. Reverse Connection of Power Supply

Connecting the power supply in reverse polarity can damage the IC. Take precautions against reverse polarity when connecting the power supply, such as mounting an external diode between the power supply and the IC's power supply terminals.

# 2. Power Supply Lines

Design the PCB layout pattern to provide low impedance supply lines. Separate the ground and supply lines of the digital and analog blocks to prevent noise in the ground and supply lines of the digital block from affecting the analog block. Furthermore, connect a capacitor to ground at all power supply pins. Consider the effect of temperature and aging on the capacitance value when using electrolytic capacitors.

# 3. Ground Voltage

Except for pins the output and the input of which were designed to go below ground, ensure that no pins are at a voltage below that of the ground pin at any time, even during transient condition.

# 4. Ground Wiring Pattern

When using both small-signal and large-current ground traces, the two ground traces should be routed separately but connected to a single ground at the reference point of the application board to avoid fluctuations in the small-signal ground caused by large currents. Also ensure that the ground traces of external components do not cause variations on the ground voltage. The ground lines must be as short and thick as possible to reduce line impedance.

#### 5. Thermal Consideration

Should by any chance the power dissipation rating be exceeded, the rise in temperature of the chip may result in deterioration of the properties of the chip. The absolute maximum rating of the Pd stated in this specification is when the IC is mounted on a 70mm x 70mm x 1.6mm glass epoxy board. In case of exceeding this absolute maximum rating, increase the board size and copper area to prevent exceeding the Pd rating.

#### 6. Recommended Operating Conditions

These conditions represent a range within which the expected characteristics of the IC can be approximately obtained. The electrical characteristics are guaranteed under the conditions of each parameter.

# 7. Rush Current

When power is first supplied to the IC, it is possible that the internal logic may be unstable and inrush current may flow instantaneously due to the internal powering sequence and delays, especially if the IC has more than one power supply. Therefore, give special consideration to power coupling capacitance, power wiring, width of ground wiring, and routing of connections.

# 8. Operation Under Strong Electromagnetic Field

Operating the IC in the presence of a strong electromagnetic field may cause the IC to malfunction.

# 9. Testing on Application Boards

When testing the IC on an application board, connecting a capacitor directly to a low-impedance output pin may subject the IC to stress. Always discharge capacitors completely after each process or step. The IC's power supply should always be turned off completely before connecting or removing it from the test setup during the inspection process. To prevent damage from static discharge, ground the IC during assembly and use similar precautions during transport and storage.

# 10. Inter-pin Short and Mounting Errors

Ensure that the direction and position are correct when mounting the IC on the PCB. Incorrect mounting may result in damaging the IC. Avoid nearby pins being shorted to each other especially to ground, power supply and output pin. Inter-pin shorts could be due to many reasons such as metal particles, water droplets (in very humid environment) and unintentional solder bridge deposited in between pins during assembly to name a few.

# **Operational Notes - continued**

#### 11. Unused Input Terminals

Input terminals of an IC are often connected to the gate of a MOS transistor. The gate has extremely high impedance and extremely low capacitance. If left unconnected, the electric field from the outside can easily charge it. The small charge acquired in this way is enough to produce a significant effect on the conduction through the transistor and cause unexpected operation of the IC. So unless otherwise specified, unused input terminals should be connected to the power supply or ground line.

#### 12. Regarding the Input Pin of the IC

This monolithic IC contains P+ isolation and P substrate layers between adjacent elements in order to keep them isolated. P-N junctions are formed at the intersection of the P layers with the N layers of other elements, creating a parasitic diode or transistor. For example (refer to figure below):

When GND > Pin A and GND > Pin B, the P-N junction operates as a parasitic diode.

When GND > Pin B, the P-N junction operates as a parasitic transistor.

Parasitic diodes inevitably occur in the structure of the IC. The operation of parasitic diodes can result in mutual interference among circuits, operational faults, or physical damage. Therefore, conditions that cause these diodes to operate, such as applying a voltage lower than the GND voltage to an input pin (and thus to the P substrate) should be avoided.




Figure 40. Example of monolithic IC structure

# 13. Ceramic Capacitor

When using a ceramic capacitor, determine the dielectric constant considering the change of capacitance with temperature and the decrease in nominal capacitance due to DC bias and others.

# 14. Area of Safe Operation (ASO)

Operate the IC such that the output voltage, output current, and power dissipation are all within the Area of Safe Operation (ASO).

# 15. Thermal Shutdown Circuit(TSD)

This IC has a built-in thermal shutdown circuit that prevents heat damage to the IC. Normal operation should always be within the IC's power dissipation rating. If however the rating is exceeded for a continued period, the junction temperature (Tj) will rise which will activate the TSD circuit that will turn OFF all output pins. When the Tj falls below the TSD threshold, the circuits are automatically restored to normal operation.

Note that the TSD circuit operates in a situation that exceeds the absolute maximum ratings and therefore, under no circumstances, should the TSD circuit be used in a set design or for any purpose other than protecting the IC from heat damage.

# 16. Over Current Protection Circuit (OCP)


This IC incorporates an integrated overcurrent protection circuit that is activated when the load is shorted. This protection circuit is effective in preventing damage due to sudden and unexpected incidents. However, the IC should not be used in applications characterized by continuous operation or transitioning of the protection circuit.

# Status of this document


The Japanese version of this document is formal specification. A customer may use this translation version only for a reference to help reading the formal version.

If there are any differences in translation version of this document formal version takes priority

# **Ordering Information**




# **Marking Diagrams**



| Part Number Marking | Package | Orderable Part Number |  |  |
|---------------------|---------|-----------------------|--|--|
| BM1C101F            | SOP18   | BM1C101F-GE2          |  |  |

**Physical Dimension, Tape and Reel Information** 



# **Revision History**

| Date        | Revision | Changes                    |  |  |
|-------------|----------|----------------------------|--|--|
| 24.Nov.2015 | 001      | New Release                |  |  |
| 22.Mar.2017 | 002      | P11 the value in Figure 15 |  |  |

# **Notice**

# **Precaution on using ROHM Products**

1. Our Products are designed and manufactured for application in ordinary electronic equipments (such as AV equipment, OA equipment, telecommunication equipment, home electronic appliances, amusement equipment, etc.). If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment (Note 1), transport equipment, traffic equipment, aircraft/spacecraft, nuclear power controllers, fuel controllers, car equipment including car accessories, safety devices, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.

(Note1) Medical Equipment Classification of the Specific Applications

| JÁPAN   | USA     | EU         | CHINA    |
|---------|---------|------------|----------|
| CLASSⅢ  | CLASSII | CLASS II b | CLASSIII |
| CLASSIV |         | CLASSⅢ     |          |

- 2. ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:
  - [a] Installation of protection circuits or other protective devices to improve system safety
  - [b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure
- 3. Our Products are designed and manufactured for use under standard conditions and not under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc, prior to use, must be necessary:
  - [a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
  - [b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
  - [c] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl<sub>2</sub>, H<sub>2</sub>S, NH<sub>3</sub>, SO<sub>2</sub>, and NO<sub>2</sub>
  - [d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
  - [e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
  - [f] Sealing or coating our Products with resin or other coating materials
  - [g] Use of our Products without cleaning residue of flux (even if you use no-clean type fluxes, cleaning residue of flux is recommended); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
  - [h] Use of the Products in places subject to dew condensation
- 4. The Products are not subject to radiation-proof design.
- 5. Please verify and confirm characteristics of the final or mounted products in using the Products.
- 6. In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse. is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
- 7. De-rate Power Dissipation depending on ambient temperature. When used in sealed area, confirm that it is the use in the range that does not exceed the maximum junction temperature.
- 8. Confirm that operation temperature is within the specified range described in the product specification.
- 9. ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

# Precaution for Mounting / Circuit board design

- 1. When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
- 2. In principle, the reflow soldering method must be used on a surface-mount products, the flow soldering method must be used on a through hole mount products. If the flow soldering method is preferred on a surface-mount products, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

# **Precautions Regarding Application Examples and External Circuits**

- 1. If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
- You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

#### **Precaution for Electrostatic**

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of lonizer, friction prevention and temperature / humidity control).

# **Precaution for Storage / Transportation**

- 1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
  - [a] the Products are exposed to sea winds or corrosive gases, including Cl2, H2S, NH3, SO2, and NO2
  - [b] the temperature or humidity exceeds those recommended by ROHM
  - [c] the Products are exposed to direct sunshine or condensation
  - [d] the Products are exposed to high Electrostatic
- Even under ROHM recommended storage condition, solderability of products out of recommended storage time period
  may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is
  exceeding the recommended storage time period.
- 3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
- 4. Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

# **Precaution for Product Label**

A two-dimensional barcode printed on ROHM Products label is for ROHM's internal use only.

#### **Precaution for Disposition**

When disposing Products please dispose them properly using an authorized industry waste company.

# **Precaution for Foreign Exchange and Foreign Trade act**

Since concerned goods might be fallen under listed items of export control prescribed by Foreign exchange and Foreign trade act, please consult with ROHM in case of export.

# **Precaution Regarding Intellectual Property Rights**

- 1. All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data.
- 2. ROHM shall not have any obligations where the claims, actions or demands arising from the combination of the Products with other articles such as components, circuits, systems or external equipment (including software).
- 3. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the Products or the information contained in this document. Provided, however, that ROHM will not assert its intellectual property rights or other rights against you or your customers to the extent necessary to manufacture or sell products containing the Products, subject to the terms and conditions herein.

#### Other Precaution

- 1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
- 2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
- In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
- The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.

Notice-PGA-E Rev.003

# **General Precaution**

- 1. Before you use our Products, you are requested to care fully read this document and fully understand its contents. ROHM shall not be in any way responsible or liable for failure, malfunction or accident arising from the use of a ny ROHM's Products against warning, caution or note contained in this document.
- 2. All information contained in this docume nt is current as of the issuing date and subject to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the latest information with a ROHM sale s representative.
- 3. The information contained in this doc ument is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate an d/or error-free. ROHM shall not be in an y way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.

**Notice – WE** © 2015 ROHM Co., Ltd. All rights reserved. Rev.001