HEF40175B

Quad D-type flip-flop Rev. 10 — 29 November 2021

Product data sheet

1. General description

The HEF40175B is a quad positive edge triggered D-type flip-flop with four data (Dn) inputs, common clock (CP) and asynchronous master reset ($\overline{\text{MR}}$) inputs, and complementary Qn and $\overline{\text{Qn}}$ outputs. When $\overline{\text{MR}}$ is HIGH data at the D-input that meets the set-up and hold time requirements on the LOW-to-HIGH clock transition will be stored in the flip-flop and appear at the Q output. When LOW, $\overline{\text{MR}}$ resets all flip-flops (Qn = LOW, $\overline{\text{Qn}}$ = HIGH), independent of CP and Dn. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of V_{DD} .

2. Features and benefits

- Wide supply voltage range from 3.0 V to 15.0 V
- CMOS low power dissipation
- · High noise immunity
- Fully static operation
- 5 V, 10 V, and 15 V parametric ratings
- Standardized symmetrical output characteristics
- Complies with JEDEC standard JESD 13-B
- ESD protection:
 - HBM JESD22-A114F exceeds 2000 V
 - MM JESD22-A115-B exceeds 200 V
- Specified from -40 °C to +85°C and from -40 °C to +125 °C

3. Applications

- Shift registers
- Buffer/storage register
- · Pattern generator

4. Ordering information


Table 1. Ordering information


Type number	Package									
	Temperature range	Name	Description	Version						
HEF40175BT	-40 °C to +125 °C	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1						
HEF40175BTT	-40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1						



Quad D-type flip-flop

5. Functional diagram






Product data sheet

Quad D-type flip-flop

6. Pinning information

6.1. Pinning



6.2. Pin description

Table 2. Pin description

Symbol	Pin	Description
MR	1	master reset input (active LOW)
Q0, Q1, Q2, Q3	2, 7, 10, 15	buffered output
$\overline{\mathbb{Q}}$ 0, $\overline{\mathbb{Q}}$ 1, $\overline{\mathbb{Q}}$ 2, $\overline{\mathbb{Q}}$ 3	3, 6, 11, 14	complementary buffered output
D0, D1, D2, D3	4, 5, 12, 13	data input
V _{SS}	8	ground supply voltage
СР	9	clock input (LOW-to-HIGH edge-triggered)
V_{DD}	16	supply voltage

7. Functional description

Table 3. Function table

 $H = HIGH \ voltage \ level; \ L = LOW \ voltage \ level; \ X = don't \ care;$

 \uparrow = positive-going transition; \downarrow = negative-going transition.

Input		Output			
CP	Dn	MR	Qn	Q n	
1	Н	Н	Н	L	
1	L	Н	L	Н	
\	Х	Н	no change	no change	
Х	X	L	L	Н	

Quad D-type flip-flop

8. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DD}	supply voltage		-0.5	+18	V
I _{IK}	input clamping current	$V_{I} < -0.5 \text{ V or } V_{I} > V_{DD} + 0.5 \text{ V}$	-	±10	mA
VI	input voltage		-0.5	V _{DD} + 0.5	V
I _{OK}	output clamping current	$V_{O} < -0.5 \text{ V or } V_{O} > V_{DD} + 0.5 \text{ V}$	-	±10	mA
I _{I/O}	input/output current		-	±10	mA
I _{DD}	supply current		-	50	mA
T _{stg}	storage temperature		-65	+150	°C
T _{amb}	ambient temperature		-40	+125	°C
P _{tot}	total power dissipation	$T_{amb} = -40 ^{\circ}\text{C to } +125 ^{\circ}\text{C}$ [1]	-	500	mW
Р	power dissipation	per output	-	100	mW

^[1] For SOT109-1 (SO16) package: P_{tot} derates linearly with 12.4 mW/K above 110 °C. For SOT403-1 (TSSOP16) package: P_{tot} derates linearly with 8.5 mW/K above 91 °C.

9. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{DD}	supply voltage		3	-	15	V
VI	input voltage		0	-	V_{DD}	V
T _{amb}	ambient temperature	in free air	-40	-	+125	°C
Δt/ΔV	input transition rise and fall rate	V _{DD} = 5 V	-	-	3.75	µs/V
		V _{DD} = 10 V	-	-	0.5	µs/V
		V _{DD} = 15 V	-	-	0.08	μs/V

Quad D-type flip-flop

10. Static characteristics

Table 6. Static characteristics

 $V_{SS} = 0 \ V$; $V_I = V_{SS}$ or V_{DD} unless otherwise specified.

Symbol	Parameter	Conditions	V_{DD}	T _{amb} =	-40 °C	T _{amb} =	+25 °C	T _{amb} =	+85 °C	T _{amb} =	+125 °C	Unit
				Min	Max	Min	Max	Min	Max	Min	Max	
V _{IH}	HIGH-level	I _O < 1 μA	5 V	3.5	-	3.5	-	3.5	-	3.5	-	V
	input voltage		10 V	7.0	-	7.0	-	7.0	-	7.0	-	V
			15 V	11.0	-	11.0	-	11.0	-	11.0	-	V
V _{IL}	LOW-level	I _O < 1 μA	5 V	-	1.5	-	1.5	-	1.5	-	1.5	V
	input voltage		10 V	-	3.0	-	3.0	-	3.0	-	3.0	V
			15 V	-	4.0	-	4.0	-	4.0	-	4.0	V
V _{OH}	HIGH-level	I _O < 1 μA	5 V	4.95	-	4.95	-	4.95	-	4.95	-	V
	output voltage		10 V	9.95	-	9.95	-	9.95	-	9.95	-	V
			15 V	14.95	-	14.95	-	14.95	-	14.95	-	V
V _{OL}	LOW-level	I _O < 1 μA	5 V	-	0.05	-	0.05	-	0.05	-	0.05	V
1	output voltage		10 V	-	0.05	-	0.05	-	0.05	-	0.05	V
			15 V	-	0.05	-	0.05	-	0.05	-	0.05	V
I _{OH}	HIGH-level	V _O = 2.5 V	5 V	-	-1.7	-	-1.4	-	-1.1	-	-1.1	mA
	output current	V _O = 4.6 V	5 V	-	-0.64	-	-0.5	-	-0.36	-	-0.36	mA
		V _O = 9.5 V	10 V	-	-1.6	-	-1.3	-	-0.9	-	-0.9	mA
		V _O = 13.5 V	15 V	-	-4.2	-	-3.4	-	-2.4	-	-2.4	mA
I _{OL}	LOW-level	V _O = 0.4 V	5 V	0.64	-	0.5	-	0.36	-	0.36	-	mA
	output current	V _O = 0.5 V	10 V	1.6	-	1.3	-	0.9	-	0.9	-	mA
		V _O = 1.5 V	15 V	4.2	-	3.4	-	2.4	-	2.4	-	mA
I _I	input leakage current		15 V	-	±0.1	-	±0.1	-	±1.0	-	±1.0	μΑ
I _{DD}	supply current	all valid input	5 V	-	1.0	-	1.0	-	30	-	30	μA
		combinations;	10 V	-	2.0	-	2.0	-	60	-	60	μA
		I _O = 0 A	15 V	-	4.0	-	4.0	-	120	-	120	μA
C _I	input capacitance		-	-	-	-	7.5	-	-	-	-	pF

Quad D-type flip-flop

11. Dynamic characteristics

Table 7. Dynamic characteristics

 V_{SS} = 0 V; T_{amb} = 25 °C unless otherwise specified; for test circuit see Fig. 6.

Symbol	Parameter	Conditions	V_{DD}	Extrapolation formula[1]	Min	Тур	Max	Unit
t _{PHL}	HIGH to LOW	CP to Qn or Qn;	5 V	53 ns + (0.55 ns/pF) C _L	-	80	160	ns
	propagation delay	see Fig. 5	10 V	24 ns + (0.23 ns/pF) C _L	-	35	70	ns
			15 V	17 ns + (0.16 ns/pF) C _L	-	25	50	ns
		MR to Qn;	5 V	48 ns + (0.55 ns/pF) C _L	-	75	155	ns
		see Fig. 5	10 V	19 ns + (0.23 ns/pF) C _L	-	30	65	ns
			15 V	17 ns + (0.16 ns/pF) C _L	-	25	50	ns
t _{PLH}	LOW to HIGH	CP to Qn or Qn;	5 V	43 ns + (0.55 ns/pF) C _L	-	70	140	ns
	propagation delay	see Fig. 5	10 V	19 ns + (0.23 ns/pF) C _L	-	30	65	ns
			15 V	17 ns + (0.16 ns/pF) C _L	-	25	45	ns
		MR to Qn;	5 V	43 ns + (0.55 ns/pF) C _L	-	70	140	ns
		see Fig. 5	10 V	19 ns + (0.23 ns/pF) C _L	-	30	65	ns
			15 V	17 ns + (0.16 ns/pF) C _L	-	25	50	ns
t _t	transition time	see Fig. 5	5 V	10 ns + (1.00 ns/pF) C _L	-	60	120	ns
			10 V	9 ns + (0.42 ns/pF) C _L	-	30	60	ns
			15 V	6 ns + (0.28 ns/pF) C _L	-	20	40	ns
t _{su}	set-up time	Dn to CP; see Fig. 5	5 V		60	30	-	ns
			10 V		20	10	-	ns
			15 V		15	5	-	ns
t _h	hold time	Dn to CP; see Fig. 5	5 V		+25	-5	-	ns
			10 V		10	0	-	ns
			15 V		10	0	-	ns
t _W	pulse width	CP input LOW;	5 V		90	45	-	ns
		minimum pulse width; see Fig. 5	10 V		35	15	-	ns
			15 V		25	10	-	ns
		MR input LOW;	5 V		80	40	-	ns
		minimum pulse width; see <u>Fig. 5</u>	10 V		30	15	-	ns
		Width, 500 <u>Fig. 0</u>	15 V		20	10	-	ns
t _{rec}	recovery time	MR input; see Fig. 5	5 V		0	-30	-	ns
			10 V		0	-20	-	ns
			15 V		0	-15	-	ns
f _{max}	maximum frequency		5 V		5	11	-	MHz
			10 V		15	30	_	MHz
			15 V		20	45	-	MHz

^[1] The typical values of the propagation delay and transition times are calculated from the extrapolation formula shown (C_L in pF).


Quad D-type flip-flop


Table 8. Dynamic power dissipation P_D

 P_D can be calculated from the formulas shown. V_{SS} = 0 V; t_r = t_f ≤ 20 ns; T_{amb} = 25 °C.

Symbol	Parameter	V_{DD}	Typical formula for P _D (μW)	where:
P_D	dynamic power dissipation	5 V	1 (0 1) 00	f _i = input frequency in MHz;
		10 V	FD = 0400 ^ ; T / U^ ^ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	f _o = output frequency in MHz; C _L = output load capacitance in pF;
		15 V	D 00500 (5/6 0) 1/2	V_{DD} = supply voltage in V; $\Sigma(f_o \times C_L)$ = sum of the outputs.

11.1. Waveforms and test circuit





b. Minimum pulse widths for CP and \overline{MR} , \overline{MR} to CP recovery time, and set-up and hold time for Dn to CP V_{OH} and V_{OL} are typical output voltage levels that occur with the output load.

Set-up and hold times are shown as positive values but may be specified as negative values.

The shaded area are where input changes result in predicable output performance.


Measurement points are given in Table 9.

Fig. 5. Waveforms showing switching times


Quad D-type flip-flop

Table 9. Measurement points

Supply voltage	Input	Output		
V_{DD}	V _M	V _M		
5 V to 15 V	0.5V _{DD}	0.5V _{DD}		



a. Input waveforms



b .Test circuit

Test and measurement data is given in <u>Table 10</u>.

Definitions test circuit:

 R_T = Termination resistance should be equal to output impedance Z_o of the pulse generator;

C_L = Load capacitance including jig and probe capacitance.

Fig. 6. Test circuit for measuring switching times

Table 10. Measurement points and test data


Supply voltage	Input	Load	
V_{DD}	V _I	t _r , t _f	CL
5 V to 15 V	V _{SS} or V _{DD}	≤ 20 ns	50 pF

Quad D-type flip-flop

12. Package outline



SOT109-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	q	v	w	у	Z ⁽¹⁾	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	10.0 9.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01		0.0100 0.0075	0.39 0.38	0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016	0.028 0.020	0.01	0.01	0.004	0.028 0.012	0°

Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT109-1	076E07	MS-012				99-12-27 03-02-19

Fig. 7. Package outline SOT109-1 (SO16)

Quad D-type flip-flop

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1



Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFERENCES				ISSUE DATE
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT403-1		MO-153				99-12-27 03-02-18

Fig. 8. Package outline SOT403-1 (TSSOP16)

Quad D-type flip-flop

13. Abbreviations

Table 11. Abbreviations

Acronym	Description
CMOS	Complementary Metal-Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
НВМ	Human Body Model
MM	Machine Model

14. Revision history

Table 12. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
HEF40175B v.10	20211129	Product data sheet	-	HEF40175B v.9
Modifications:	Nexperia. Legal texts have Section 1 and	f this data sheet has been reder ave been adapted to the new co d <u>Section 2</u> updated. Iting values for P _{tot} total power	ompany name where	e appropriate.
HEF40175B v.9	20160321	Product data sheet	-	HEF40175B v.8
Modifications:	Type number	HEF40175BP (SOT38-4) remo	oved.	
HEF40175B v.8	20111121	Product data sheet	-	HEF40175B v.7
Modifications:	Legal pages Changes in "0	updated. General description", "Features	and benefits" and ".	Applications".
HEF40175B v.7	20110503	Product data sheet	-	HEF40175B v.6
HEF40175B v.6	20101214	Product data sheet	-	HEF40175B v.5
HEF40175B v.5	20100105	Product data sheet	-	HEF40175B v.4
HEF40175B v.4	20090813	Product data sheet	-	HEF40175B_CNV v.3
HEF40175B_CNV v.3	19950101	Product specification	-	HEF40175B_CNV v.2
HEF40175B_CNV v.2	19950101	Product specification	-	-

Quad D-type flip-flop

15. Legal information

Data sheet status

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at https://www.nexperia.com.

Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal

injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Quad D-type flip-flop

Contents

1. General description	1
2. Features and benefits	1
3. Applications	1
4. Ordering information	1
5. Functional diagram	2
6. Pinning information	3
6.1. Pinning	3
6.2. Pin description	3
7. Functional description	3
8. Limiting values	4
Limiting values Recommended operating conditions	
	4
9. Recommended operating conditions	4 5
9. Recommended operating conditions 10. Static characteristics	5
9. Recommended operating conditions 10. Static characteristics 11. Dynamic characteristics	5 6
9. Recommended operating conditions 10. Static characteristics 11. Dynamic characteristics 11.1. Waveforms and test circuit	
9. Recommended operating conditions	

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 29 November 2021

[©] Nexperia B.V. 2021. All rights reserved