# Switchtec<sup>™</sup> PSX Gen 4 Programmable PCIe<sup>®</sup> Switch Family

PM41100, PM41084, PM41068, PM41052, PM41036, PM41028

## Summary

The Switchtec PSX Gen4 Programmable PCle Switch Family comprises programmable and high-reliability switches that support up to 100 lanes, 52 ports, 26 virtual switch partitions, 48 Non-Transparent Bridges (NTBs), hot- and surprise-plug controllers for each port, advanced error containment, comprehensive diagnostics and debug capabilities, a wide breadth of I/O interfaces and an integrated MIPS processor.

Typical applications for the PSX family include PCIe SSD enclosures, Flash arrays, multi-host architectures, high-density servers, blade servers, pooled storage/compute and applications that require customized, high-reliability PCIe switching.



## **Features**

#### High-Performance Non-Blocking Gen4 Switches

- 100-lane, 84-lane, 68-lane, 52-lane, 36-lane and 28-lane variants
- Ports bifurcate to x1<sup>1</sup>/x2/x4/x8/x16 lanes
- Up to 48 NTBs assignable to any port
- Logical Non-Transparent (NT) interconnect allows for larger topologies
- Supports 1+1 and N+1 failover mechanisms

### **DMA Controller**

• High-performance, ultra-low latency DMA engine

#### **Error Containment**

- Advanced Error Reporting (AER) on all ports
- Downstream Port Containment (DPC) on all downstream ports
- Completion Timeout Synthesis (CTS) to prevent an error state in an upstream host due to incomplete non-posted transactions
- Upstream Error Containment (UEC), a programmable feature that prevents errors from propagating upstream
- Hot- and surprise-plug controllers per port
- GPIOs configurable for different cable/connector standards

#### **Diagnostics and Debug**

- Real-time eye capture
- External loopback capability
- Errors, statistics and performance counters

#### **PCIe Interfaces**

- Passive, managed and optical cables
- SFF-8644, SFF-8643, SFF-8639, OCuLink and other connectors



1 x1 natively on four lanes

www.microchip.com

## **Highlights**

- High-reliability PCIe: robust error containment, hot- and surprise-plug controllers per port, end-to-end data integrity protection, high-quality, low-power SERDES
- PSX Software Development Kit (SDK): enables customerdifferentiated solutions in areas such as error containment and surprise-plug
- Integrated enclosure management processor, I/O interfaces, • and SDK for enclosure management firmware development
- Comprehensive diagnostics and debugging: PCle generator and analyzer, per-port performance and error counters, multiple loopback modes and real-time eye capture
- Significant power, cost and board space savings with support for:
  - Up to 52 ports, 48 NTBs, and 26 virtual switch partitions •
  - Flexible x1<sup>1</sup>, x2, x4, x8, and x16 port bifurcation with no restrictions on configuring ports as either upstream or downstream, or on mapping ports to NTBs
- NVMe-MI enclosure management:
  - Integrated NVMe controller
  - · In-band management supporting SES and native NVMe enclosure management stack
  - Out-of-band management supporting MCTP through I<sup>2</sup>C
- Secure system solution with boot image authentication •

#### **Peripheral I/O Interfaces**

- Up to 11 Two-Wire Interfaces (TWIs) with SMBus support
- Up to 4 SFF-8485-compliant SGPIO ports
- 10/100 Ethernet MAC port (MII/RMII) (PSX 100x/84x/68xG4)
- 16-bit parallel local bus interface with ECC protection
- Up to 4 UARTs
- JTAG and EJTAG interface

**High-Speed I/O** 

- PCIe Gen4 16 GT/s
- Supports PCIe-compliant link training and manual PHY configuration
- Manual PHY configuration for optical

#### **Power Management**

- Active State Power Management (ASPM)
- Software-controlled power management


#### ChipLink Diagnostic Tools

- Extensive debug, diagnostics, configuration and analysis tools with an intuitive GUI
- Access to configuration data, management capabilities and signal integrity analysis tools (such as real-time eye capture)

## **Evaluation Kit**

The PM42100-KIT Switchtec Gen4 PCIe Switch Evaluation Kit is a device evaluation environment that supports multiple interfaces.

## **Example Application**



<sup>1</sup> x1 natively on four lanes

## **Ordering Information**

Product	Part Numbers	Lanes	Ports/ NTBs	Partitions	Hot-plug Controllers
PSX 100xG4 Gen 4 Programmable PCIe <sup>®</sup> Switch	PM41100B-FEI	100	52/48	26	52
PSX 84xG4 Gen 4 Programmable PCIe Switch	PM41084B-FEI	84	44/42	22	44
PSX 68xG4 Gen 4 Programmable PCIe Switch	PM41068B-FEI	68	36/34	18	36
PSX 52xG4 Gen 4 Programmable PCIe Switch	PM41052B-F3EI	52	28/26	14	28
PSX 36xG4 Gen 4 Programmable PCIe Switch	PM41036B-F3EI	36	20/18	10	20
PSX 28xG4 Gen 4 Programmable PCIe Switch	PM41028B-F3EI	28	16/14	8	16

#### For More Information

#### www.microsemi.com

The Microchip name and logo, the Microchip logo and PCIe are registered trademarks and Switchtec is a trademark of Microchip Technology Incorporated in the U.S.A. and other countries. All other trademarks mentioned herein are property of their respective companie © 2020, Microchip Technology Incorporated. All Rights Reserved. 3/20

DS00003308B



## www.microchip.com