## Description

The SX68200M series are 3-phase brushless motor drivers in which output transistors, pre-drive circuits, bootstrap diodes with current-limiting resistors are highly integrated. Employing a sinusoidal driving strategy with a sensorless vector control, the SX68200M series brings a small-sized, high-efficient, and low-noise motor controlling into your application.

These products can run on a 3 -shunt current detection system and optimally control the inverter systems of medium-capacity motors that require universal input standards.

## Features

- Pb-free (RoHS Compliant)
- UL-recognized: UL 60730-1 File No.:E99992
(SX68204M UL Recognition Pending)
- Sinusoidal Current Waveform (Low Noise, High Efficiency)
Sensorless Vector Control (High Efficiency at Load Variation, Small Size)
- Built-in Bootstrap Diodes with Current-limiting Resistors
- EEPROM as a Control Parameter Storage
- Two Speed Control (PI Control) Modes:
- Analog Voltage Control (VSP Pin)
- Serial Communications Control (I ${ }^{2} \mathrm{C}$ Compatible)
- 3-shunt Current Detection
- DIAG Pin Fault Signal Output
- Protections Include:
- V3 Pin Undervoltage Protection
- Watchdog Timeout Detection
- Memory Error Detection
- Overvoltage Protection and Undervoltage Lockout for Main Power Supply (VM Pin)
- Soft Overcurrent Protection
- Hard Overcurrent Protection
- Thermal Warning
- Thermal Shutdown
- Undervoltage Lockout for Logic Supply
- Loss-of-Synchronization Protection


## Package

SOP36


Not to scale
Selection Guide

| Part Number | V $_{\text {DSS }}$ | Io |
| :---: | :---: | :---: |
| SX68201M | 250 V | 2.0 A |
| SX68203M | 600 V | 1.5 A |
| SX68204M $*$ | 600 V | 1.5 A |
| SX68205M | 600 V | 2.0 A |

* Under development


## Applications

For motor drives such as:

- Fan Motor for Air Conditioner
- Fan Motor for Air Purifier and Electric Fan


## Typical Application



## Contents

Description ..... $-1$
Contents ..... -2

1. Absolute Maximum Ratings ..... -5
2. Recommended Operating Conditions ..... - 6
3. Electrical Characteristics ..... - 7
3.1. Characteristics of Control Parts ..... $-7$
3.2. Serial Communications ..... -9
3.3. Transistor Characteristics ..... 10
3.3.1. SX68201M ..... 10
3.3.2. SX68203M ..... 11
3.3.3. SX68204M ..... 11
3.3.4. SX68205M ..... 12
3.4. Bootstrap Diode Characteristics ..... 13
3.5. Thermal Resistance Characteristics ..... 13
4. Mechanical Characteristics ..... 13
5. Reference Register Value ..... 14
6. Block Diagram ..... 16
7. Pin Configuration Definitions ..... 17
8. Typical Application ..... 18
9. Physical Dimensions ..... 19
10. Marking Diagram ..... 20
11. Functional Descriptions ..... 21
11.1. Basic Operation ..... 21
11.2. Pin Descriptions ..... 21
11.2.1. VCC1 and VCC2 ..... 21
11.2.2. RESETn ..... 21
11.2.3. DIR ..... 21
11.2.4. VSP ..... 22
11.2.5. VM ..... 22
11.2.6. TEST ..... 22
11.2.7. SCL ..... 22
11.2.8. SDA ..... 23
11.2.9. COM ..... 23
11.2.10. V3- ..... 23
11.2.11. VPP ..... 23
11.2.12. FG ..... 23
11.2.13. DIAG ..... 23
11.2.14. CSCOM ..... 24
11.2.15. CSU, CSV, and CSW ..... 24
11.2.16. VBB ..... 24
11.2.17. VB1, VB2, and VB3 ..... 24
11.2.18. U, V1, V2, W1, and W2 ..... 24
11.2.19. LS1, LS2, and LS3 ..... 24
11.3. Closed-loop Speed Control ..... 25
11.4. Startup ..... 25
11.5. Windmilling ..... 26
11.6. Motor Control ..... 26
11.7. Motor Speed Setting ..... 27
11.8. Low Power Consumption Mode ..... 28
11.9. PWM Control ..... 28
11.10.Dead Time ..... 28
11.11.PWM Switching Mode ..... 28
11.12. Charging of Bootstrap Capacitors ..... 29
11.13. Current Detection ..... 29
11.14.Diagnostic Function ..... 30
11.14.1. DIAG Pin Output ..... 30
11.14.2. Diagnostic Register ..... 30
11.14.3. Protective Operations at Fault Detection ..... 30
11.14.4. Fault Mask Setting ..... 31
11.15.Protection Functions ..... 31
11.15.1. V3 Pin Undervoltage Protection ..... 31
11.15.2. Watchdog Timeout ..... 31
11.15.3. Memory Error ..... 31
11.15.4. Overvoltage Protection and Undervoltage Lockout for Main Power Supply ..... 32
11.15.5. Overcurrent Protections ..... 32
11.15.6. Soft Overcurrent Protection ..... 32
11.15.7. Hard Overcurrent Protection ..... 33
11.15.8. Thermal Warning and Thermal Shutdown ..... 33
11.15.9. Undervoltage Lockout for Logic Supply ..... 33
11.15.10. Loss-of-Synchronization Protection ..... 34
11.16.Serial Communications ..... 35
11.17.EEPROM ..... 38
11.17.1. Register Data Saving ..... 38
11.17.2. Locking by Password ..... 38
11.18.Register Overview ..... 39
11.19.Register Map ..... 40
11.20.Configuration Registers ..... 41
11.20.1. System Configuration Registers ..... 41
11.20.2. Startup Setting Registers ..... 44
11.20.3. Motor Control Setting Registers ..... 45
11.20.4. Speed Setting Registers ..... 50
11.20.5. Internal Control Setting Registers ..... 53
12. Design Notes ..... 57
12.1. Notes on the Sequences for Turning On/Off the IC ..... 57
12.2. PCB Pattern Layout ..... 57
12.3. Considerations in IC Characteristics Measurement ..... 57
13. Calculating Power Losses and Estimating Junction Temperature ..... 58
13.1. Power MOSFET Steady-state Loss, $\mathbf{P}_{\text {ron }}$ ..... 58
13.2. Power MOSFET Switching Loss, P $_{\text {Sw }}$ ..... 59
13.3. Body Diode Steady-state Loss, PSD ..... 59
13.4. Estimating Junction Temperature of Power MOSFET ..... 59
14. Performance Curves ..... 60
14.1. Transient Thermal Resistance Curves ..... 60
14.2. Allowable Effective Current Curves ..... 62
14.2.1. SX68201M ..... 62
14.2.2. SX68203M ..... 63
14.2.3. SX68204M ..... 63
14.2.4. SX68205M ..... 64
14.3. Performance Curves of Output Parts ..... 65
14.3.1. Output Transistor Performance Curves ..... 65
14.3.2. Switching Loss Curves ..... 67
14.3.3. SX68201M ..... 67
14.3.4. SX68203M ..... 67
14.3.5. SX68204M ..... 68
14.3.6. SX68205M ..... 68
15. Pattern Layout Example ..... 69
16. Typical Motor Driver Application ..... 71
Important Notes ..... 73

## SX68200M Series

## 1. Absolute Maximum Ratings

Current polarities are defined as follows: current going into the IC (sinking) is positive current (+); current coming out of the IC (sourcing) is negative current ( - ).

Unless specifically noted, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| Parameter | Symbol | Conditions | Rating | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Power MOSFET <br> Breakdown Voltage | $\mathrm{V}_{\text {DSS }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{D}}=100 \mu \mathrm{~A} \end{aligned}$ | 250 | V | SX68201M |
|  |  |  | 600 |  | $\begin{aligned} & \text { SX68203M } \\ & \text { SX68204M } \\ & \text { SX68205M } \end{aligned}$ |
| Logic Supply Voltage | $\mathrm{V}_{\text {CC }}$ | VCC1-COM, <br> VCC2-COM | 20 | V |  |
|  | $\mathrm{V}_{\text {BS }}$ | $\begin{aligned} & \hline \text { VB1-U, } \\ & \text { VB2-V1, } \\ & \text { VB3-W1 } \end{aligned}$ | 20 |  |  |
| Output Current ${ }^{(1)}$ | Io | $\begin{aligned} & \mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C}, \\ & \mathrm{~T}_{\mathrm{J}}<150^{\circ} \mathrm{C} \end{aligned}$ | 1.5 | A | $\begin{aligned} & \text { SX68203M } \\ & \text { SX68204M } \\ & \hline \end{aligned}$ |
|  |  |  | 2.0 |  | $\begin{aligned} & \text { SX68201M } \\ & \text { SX68205M } \end{aligned}$ |
| Output Current (Pulse) | Iop | $\begin{aligned} & \mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C}, \\ & \mathrm{~V}_{\mathrm{CC}}=15 \mathrm{~V}, \\ & \text { pulse width } \leq 100 \mu \mathrm{~s}, \\ & \text { duty cycle }=1 \% \end{aligned}$ | 2.25 | A | $\begin{aligned} & \text { SX68203M } \\ & \text { SX68204M } \end{aligned}$ |
|  |  |  | 3 |  | $\begin{aligned} & \text { SX68201M } \\ & \text { SX68205M } \end{aligned}$ |
| Logic Input Voltage | $\mathrm{V}_{\text {IN(1) }}$ | DIR-COM, <br> SCL-COM, <br> SDA-COM | -0.3 to 5.5 | V |  |
|  | $\mathrm{V}_{\mathrm{IN}(2)}$ | VSP-COM | -0.3 to 8.5 | V |  |
| Logic Output Voltage | Vo | $\begin{aligned} & \text { FG-COM, } \\ & \text { DIAG-COM } \end{aligned}$ | -0.3 to $\mathrm{V} 3+0.3$ | V |  |
| VPP Pin Voltage | $\mathrm{V}_{\text {PP }}$ | VPP-COM | -0.3 to 28 | V |  |
| RESETn Pin Voltage | $\mathrm{V}_{\text {RST }}$ | RESETn-COM | -0.3 to 5.5 | V |  |
| VM Pin Voltage | $\mathrm{V}_{\mathrm{VM}}$ | VM-COM | -0.3 to 4 | V |  |
| Input Pin Voltage for Current-sensing Operational Amplifier | $\mathrm{V}_{\text {CSX }}$ | CSU-COM, CSV-COM, CSW-COM, CSCOM-COM | -2 to 2 | V |  |
| Allowable Power Dissipation | $\mathrm{P}_{\mathrm{D}}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; when mounted on a board ${ }^{(2)}$ | 3.5 | W |  |
| Operating Case <br> Temperature ${ }^{(3)}$ | $\mathrm{T}_{\mathrm{C}(\mathrm{OP})}$ |  | -25 to 100 | ${ }^{\circ} \mathrm{C}$ |  |
| Junction Temperature ${ }^{(4)}$ | $\mathrm{T}_{\mathrm{J}}$ |  | 150 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage Temperature | $\mathrm{T}_{\text {STG }}$ |  | -40 to 150 | ${ }^{\circ} \mathrm{C}$ |  |

[^0]
## 2. Recommended Operating Conditions

| Parameter | Symbol | Conditions | Min. | Typ. | Max. | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Main Supply Voltage | $\mathrm{V}_{\text {DC }}$ | VBB-COM | - | 140 | 200 | V | SX68201M |
|  |  |  | - | 280 | 400 |  | SX68203M SX68204M SX68205M |
| Logic Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | VCC1-COM, <br> VCC2-COM | 13.5 | - | 16.5 | V |  |
|  | $\mathrm{V}_{\text {BS }}$ | $\begin{aligned} & \text { VB1-U, } \\ & \text { VB2-V1, } \\ & \text { VB3-W1 } \end{aligned}$ | 13.5 | - | 16.5 | V |  |
| Input Voltage | $\mathrm{V}_{\text {IN(1) }}$ | DIR-COM, SCL-COM, SDA-COM | 0 | - | 5.0 | V |  |
|  | $\mathrm{V}_{\mathrm{IN}(2)}$ | VSP-COM | 0 | - | 5.88 | V |  |
| EEPRM Write Supply Voltage | $\mathrm{V}_{\text {PP }}$ |  | - | 24 | - | V |  |
| Wait Time for <br> Programming Supply <br> Voltage Setup | $\mathrm{t}_{\text {PRS }}$ |  | 50 | - | - | ms |  |
| VM Pin Input Voltage Range for Main Supply | $\mathrm{V}_{\mathrm{M}}$ |  | 0 | - | 1.8 | V |  |
| Dead Time of Input Signal | $t_{\text {DEAD }}$ | DT[5:0] $=$ [011110] | 1.5 | - | - | $\mu \mathrm{S}$ |  |
| Bootstrap Capacitor | $\mathrm{C}_{\text {воот }}$ |  | 1 | - | 10 | $\mu \mathrm{F}$ |  |
| Shunt Resistor* | $\mathrm{R}_{\text {Sx }}$ | $\mathrm{I}_{\mathrm{OP}} \leq 3.0$ A | 0.22 | - | - | $\Omega$ | SX68201M |
|  |  | $\mathrm{I}_{\mathrm{OP}} \leq 2.25 \mathrm{~A}$ | 0.29 | - | - |  | $\begin{aligned} & \text { SX68203M } \\ & \text { SX68204M } \end{aligned}$ |
|  |  | $\mathrm{I}_{\mathrm{OP}} \leq 3.0$ A | 0.22 | - | - |  | SX68205M |

[^1]
## 3. Electrical Characteristics

Current polarities are defined as follows: current going into the IC (sinking) is positive current (+); current coming out of the IC (sourcing) is negative current ( - ).

Unless specifically noted, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}$.

### 3.1. Characteristics of Control Parts

| Parameter | Symbol | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power Supply Operation |  |  |  |  |  |  |
| VCCx Pin Logic Operation Start Voltage | $\mathrm{V}_{\mathrm{CC}(\mathrm{ON})}$ | $\mathrm{V}_{\mathrm{CC}}$ rising; <br> VCC1-COM, <br> VCC2-COM | 10.5 | 11.5 | 12.5 | V |
| VCCx Pin Logic Operation Stop Voltage | $\mathrm{V}_{\text {CC(OFF) }}$ | $\mathrm{V}_{\mathrm{CC}}$ falling; <br> VCC1-COM, <br> VCC2-COM | 10.0 | 11.0 | 12.0 | V |
| VBx Pin Logic Operation Start Voltage | $\mathrm{V}_{\mathrm{BS}(\mathrm{ON})}$ | $\mathrm{V}_{\mathrm{BS}}$ rising; <br> VB1-U, VB2-V1, VB3-W1 | 9.5 | 10.5 | 11.5 | V |
| VBx Pin Logic Operation Stop Voltage | $\mathrm{V}_{\text {BS(OFF) }}$ | $\mathrm{V}_{\mathrm{BS}}$ falling; <br> VB1-U, VB2-V1, VB3-W1 | 9.0 | 10.0 | 11.0 | V |
| VCCx Pin Logic Supply Current (in Operation) | ICC | $\mathrm{V}_{\mathrm{SP}}>\mathrm{V}_{\text {SSX }}$ with no oscillation; $\mathrm{VCC} 1=\mathrm{VCC} 2$, VCC pin current in 3-phase operation | - | - | 30 | mA |
| VCCx Pin Logic Supply Current (in Low Power Consumption Mode) | ICCSTby | $\mathrm{V}_{\text {SP }}<\mathrm{V}_{\mathrm{VSSN}}$ | - | - | 150 | $\mu \mathrm{A}$ |
| VBx Pin Logic Supply Current | $\mathrm{I}_{\text {BS }}$ | $\mathrm{V}_{\mathrm{BS}}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{SP}}=5.4 \mathrm{~V} ;$ <br> VBx pin current in 1-phase operation | 40 | 120 | 350 | $\mu \mathrm{A}$ |
| Regulator Output Voltage | $\mathrm{V}_{3}$ | No load | 3 | 3.3 | 3.7 | V |
| Input Current for EEPROM Write Supply Voltage | IPP |  | - | 7 | - | mA |
| VM Pin Input Voltage Range | $\mathrm{V}_{\mathrm{M}}$ |  | 0 | - | 1.8 | V |
| VM Pin Input Current | $\mathrm{I}_{\mathrm{VM}}$ | $0<\mathrm{V}_{\mathrm{M}}<1.8 \mathrm{~V}$ | -2.5 | - | 2.5 | $\mu \mathrm{A}$ |
| VSP Pin Input Current | $\mathrm{I}_{\mathrm{VSP}}$ | $\mathrm{V}_{\mathrm{SP}}=5.5 \mathrm{~V}$ | 10 | - | 45 | $\mu \mathrm{A}$ |

## Input Signal

| DIR Pin Low Level Input Voltage $^{(1)}$ | $\mathrm{V}_{\mathrm{IL} 1}$ |  | - | - | 0.76 | V |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| ${\text { DIR Pin High Level Input Voltage }{ }^{(1)}}$ | $\mathrm{V}_{\mathrm{IH} 1}$ |  | 2.04 | - | - | V |
| DIR Pin Internal Pull-down Resistor | $\mathrm{R}_{\mathrm{PD}}$ |  | 25 | 50 | 75 | $\mathrm{k} \Omega$ |
| RESETn Pin Low Level Input <br> Voltage $^{(1)}$ | $\mathrm{V}_{\mathrm{ILR}}$ |  | - | - | 0.3 | V |
| RESETn Pin High Level Input $^{\text {Voltage }^{(1)}}$ | $\mathrm{V}_{\mathrm{IHR}}$ |  | 2.3 | - | - | V |
| RESETn Pin Internal Pull-up <br> Resistor | $\mathrm{R}_{\mathrm{PU}}$ |  | - | 90 | - | $\mathrm{k} \Omega$ |
| FG Pin High Level Output Voltage | $\mathrm{V}_{\mathrm{OH}}$ | I OH $=-1 \mathrm{~mA}$ | $\mathrm{~V}_{3}-0.5$ | $\mathrm{~V}_{3}-0.2$ | $\mathrm{~V}_{3}$ | V |
| DIAG Pin Internal Pull-up Resistor | $\mathrm{R}_{\mathrm{OH}}$ |  | - | 10 | - | $\mathrm{k} \Omega$ |
| DIAG Pin, FG Pin Low Level Output <br> Voltage | $\mathrm{V}_{\mathrm{OL} 1}$ | $\mathrm{I}_{\mathrm{OH}}=1 \mathrm{~mA}$ | - | 0.2 | 0.45 | V |

[^2]SX68200M Series

| Parameter | Symbol | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Motor Control |  |  |  |  |  |  |
| VSP Pin Startup Voltage | $\mathrm{V}_{\text {SSX }}$ | $\mathrm{V}_{\text {SP }}$ rising | 1.13 | 1.26 | 1.4 | V |
| Hold Time for Initial Positioning ${ }^{(2)}$ | $\mathrm{t}_{\text {Hold }}$ |  | 282 | 353 | 424 | ms |
| Dead Time | DT |  | 1.425 | 1.5 | 1.575 | $\mu \mathrm{s}$ |
| Protection |  |  |  |  |  |  |
| Current Limiting Value ${ }^{(2)}$ | $\mathrm{I}_{\text {LIM }}$ |  | 78 | 80 | 82 | $\% \mathrm{I}_{\mathrm{FS}}$ |
| OCP Threshold Voltage ${ }^{(2)}$ | $\mathrm{V}_{\text {TRIPS }}$ |  | 0.39 | 0.40 | 0.41 | V |
| VM Pin OVP Threshold Voltage ${ }^{(2)}$ | Vovm |  | 1.1 | 1.24 | 1.35 | V |
| VM Pin UVP Threshold Voltage ${ }^{(2)}$ | $\mathrm{V}_{\text {UVM }}$ |  | 0.20 | 0.29 | 0.38 | V |
| V3 Pin UVP Threshold Voltage | $\mathrm{V}_{3} \mathrm{UV}$ | $\mathrm{V}_{3}$ falling | - | 2.8 | - | V |
| V3 Pin UVP Hysteresis | $\mathrm{V}_{\text {3UVHYS }}$ |  | - | 175 | - | mV |
| HOCP Threshold Current ${ }^{(2)}$ | $\mathrm{I}_{\mathrm{HOCP}}$ |  | 130 | 150 | 165 | $\% \mathrm{I}_{\mathrm{FS}}$ |
| HOCP Threshold Voltage ${ }^{(2)}$ | $\mathrm{V}_{\text {TRIPH }}$ |  | 650 | 750 | 825 | mV |
| HOCP Filtering Time ${ }^{(2)}$ | $\mathrm{t}_{\text {Hocpf }}$ |  | 0.75 | 1.00 | 1.25 | $\mu \mathrm{s}$ |
| TSD Temperature (Gate-drive MIC) | $\mathrm{T}_{\text {DHD }}$ |  | 120 | 130 | - | ${ }^{\circ} \mathrm{C}$ |
| TSD Hysteresis Temperature (Gate-drive MIC) | $\mathrm{T}_{\text {DHYSD }}$ |  | - | 40 | - | ${ }^{\circ} \mathrm{C}$ |
| Thermal Warning Temperature (Control MIC) | $\mathrm{T}_{\text {Whc }}$ |  | 125 | 135 | - | ${ }^{\circ} \mathrm{C}$ |
| Thermal Warning Temperature Hysteresis (Control MIC) | $\mathrm{T}_{\mathrm{WHYs}}$ |  | - | 15 | - | ${ }^{\circ} \mathrm{C}$ |
| TSD Temperature (Control MIC) | $\mathrm{T}_{\text {DHC }}$ |  | 135 | 150 | - | ${ }^{\circ} \mathrm{C}$ |
| TSD Temperature Hysteresis (Control MIC) | $\mathrm{T}_{\text {DHCHYS }}$ |  | - | 35 | - | ${ }^{\circ} \mathrm{C}$ |

[^3]
### 3.2. Serial Communications



Figure 3-1. Serial Communications Timings

| Parameter | Symbol | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Glitch Suppression Filter ${ }^{(1)}$ | - |  | - | - | 50 | ns |
| SCL Pin Clock Frequency | $\mathrm{f}_{\text {CLK }}$ |  | 0 | - | 400 | kHz |
| Falling Time of Output | $\mathrm{t}_{\mathrm{OF}}$ | $\begin{aligned} & \mathrm{C}=400 \mathrm{pF}, \\ & \mathrm{~V}_{\text {pull-up }}=3 \mathrm{~V} \text { to } 3.3 \mathrm{~V} \end{aligned}$ | - | - | 250 | ns |
| Stop-to-Start Bus-free Time | $\mathrm{t}_{\text {BUF }}$ |  | 1.3 | - | - | $\mu \mathrm{s}$ |
| Start Condition Hold Time | $\mathrm{t}_{\mathrm{HD}: \mathrm{STA}}$ |  | 0.6 | - | - | $\mu \mathrm{s}$ |
| Start Condition Setting Time | tsu:STA |  | 0.6 | - | - | $\mu \mathrm{s}$ |
| SCL Pin Low Level Time | tow |  | 1.3 | - | - | $\mu \mathrm{s}$ |
| SCL Pin High Level Time | $\mathrm{t}_{\mathrm{HIGH}}$ |  | 0.6 | - | - | $\mu \mathrm{s}$ |
| Data Setup Time | $\mathrm{tsu}_{\text {S }}$ DAT |  | 100 | - | - | ns |
| Data Hold Time | $\mathrm{t}_{\text {HD: }}$ Dat |  | 0 | - | 900 | ns |
| Stop Condition Setting Time | $\mathrm{t}_{\text {su:STo }}$ |  | 0.6 | - | - | $\mu \mathrm{s}$ |
| SDA Pin Low Level Output Voltage | $\mathrm{V}_{\text {OL }}$ | $\mathrm{I}_{\mathrm{OL}}=3 \mathrm{~mA}$ | - | - | 0.45 | V |
| SDA Pin Output Leakage Current | Io | $\begin{aligned} & \mathrm{V}_{\mathrm{O}}=0 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{~V}_{3}=0 \mathrm{~V} \text { to } 3.3 \mathrm{~V} \\ & \hline \end{aligned}$ | -2.5 | - | 2.5 | $\mu \mathrm{A}$ |
| SDA or SCL Pin Low Level Input Voltage | $\mathrm{V}_{\text {IL }}$ |  | - | - | 0.76 | V |
| SDA or SCL Pin High Level Input Voltage ${ }^{(2)}$ | $\mathrm{V}_{\text {IH }}$ |  | 2.04 | - | - | V |
| SCL Pin Input Pull-up Resistor ${ }^{(2)}$ | $\mathrm{R}_{\text {PU_S }}$ |  | 45 | 90 | 105 | $\mathrm{k} \Omega$ |

${ }^{(1)}$ Refers to a pulse width for suppressing spike noise.
${ }^{(2)}$ When applying an external voltage, be sure to set the SDA and SCL pins to logic low during IC startup (i.e., until the V3 pin voltage is established).

### 3.3. Transistor Characteristics

Figure 3-2 provides the definitions of switching characteristics described in this and the following sections. $\mathrm{V}_{\mathrm{GS}}$ represents the voltage between the gate and source of an internal power MOSFET.


Figure 3-2. Switching Characteristics Definitions

### 3.3.1. SX68201M

| Parameter | Symbol | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Drain-to-Source Leakage Current | IDSS | $\mathrm{V}_{\mathrm{DS}}=250 \mathrm{~V}$ | - | - | 100 | $\mu \mathrm{A}$ |
| Drain-to-Source On-resistance | $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ | $\mathrm{I}_{\mathrm{D}}=1 \mathrm{~A}$ | - | 1.25 | 1.5 | $\Omega$ |
| Source-to-Drain Diode Forward Voltage | $\mathrm{V}_{\text {SD }}$ | $\mathrm{I}_{\mathrm{SD}}=1 \mathrm{~A}$ | - | 1.1 | 1.5 | V |
| High-side Switching |  |  |  |  |  |  |
| Source-to-Drain Diode Reverse Recovery Time* | $\mathrm{trr}_{\text {r }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DC}}=150 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{CC}}=15 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{D}}=1.0 \mathrm{~A}, \mathrm{~T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, \end{aligned}$ <br> inductive load | - | 75 | - | ns |
| Rise Time* | $\mathrm{t}_{\mathrm{r}}$ |  | - | 45 | - | ns |
| Fall Time* | $\mathrm{tf}_{\text {f }}$ |  | - | 40 | - | ns |
| Low-side Switching |  |  |  |  |  |  |
| Source-to-Drain Diode Reverse Recovery Time* | $\mathrm{trr}_{\text {r }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DC}}=150 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{CC}}=15 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{D}}=1.0 \mathrm{~A}, \mathrm{~T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, \end{aligned}$inductive load | - | 70 | - | ns |
| Rise Time* | $\mathrm{t}_{\mathrm{r}}$ |  | - | 50 | - | ns |
| Fall Time* | $\mathrm{tf}_{\mathrm{f}}$ |  | - | 20 | - | ns |

[^4]
### 3.3.2. SX68203M

| Parameter | Symbol | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Drain-to-Source Leakage Current | $\mathrm{I}_{\text {DSS }}$ | $\mathrm{V}_{\text {DS }}=600 \mathrm{~V}$ | - | - | 100 | $\mu \mathrm{A}$ |
| Drain-to-Source On-resistance | $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ | $\mathrm{I}_{\mathrm{D}}=0.75 \mathrm{~A}$ | - | 4.5 | 5.5 | $\Omega$ |
| Source-to-Drain Diode Forward Voltage | $\mathrm{V}_{\text {SD }}$ | $\mathrm{ISD}=0.75 \mathrm{~A}$ | - | 1.1 | 1.5 | V |
| High-side Switching |  |  |  |  |  |  |
| Source-to-Drain Diode Reverse Recovery Time* | $\mathrm{t}_{\mathrm{rr}}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DC}}=300 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{CC}}=15 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{D}}=0.75 \mathrm{~A}, \mathrm{~T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, \end{aligned}$inductive load | - | 115 | - | ns |
| Rise Time* | $\mathrm{t}_{\mathrm{r}}$ |  | - | 95 | - | ns |
| Fall Time* | $\mathrm{t}_{\mathrm{f}}$ |  | - | 35 | - | ns |
| Low-side Switching |  |  |  |  |  |  |
| Source-to-Drain Diode Reverse Recovery Time* | $\mathrm{t}_{\mathrm{rr}}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DC}}=300 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{CC}}=15 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{D}}=0.75 \mathrm{~A}, \mathrm{~T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, \end{aligned}$inductive load | - | 110 | - | ns |
| Rise Time* | $\mathrm{t}_{\mathrm{r}}$ |  | - | 95 | - | ns |
| Fall Time* | $\mathrm{t}_{\mathrm{f}}$ |  | - | 35 | - | ns |

### 3.3.3. SX68204M

| Parameter | Symbol | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Drain-to-Source Leakage Current | $\mathrm{I}_{\text {DSS }}$ | $\mathrm{V}_{\mathrm{DS}}=600 \mathrm{~V}$ | - | - | 100 | $\mu \mathrm{A}$ |
| Drain-to-Source On-resistance | $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ | $\mathrm{I}_{\mathrm{D}}=0.75 \mathrm{~A}$ | - | 2.9 | 3.6 | $\Omega$ |
| Source-to-Drain Diode Forward Voltage | $\mathrm{V}_{\text {SD }}$ | $\mathrm{I}_{\mathrm{SD}}=0.75 \mathrm{~A}$ | - | 0.95 | 1.5 | V |
| High-side Switching |  |  |  |  |  |  |
| Source-to-Drain Diode Reverse Recovery Time* | $\mathrm{t}_{\mathrm{rr}}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DC}}=300 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{CC}}=15 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{D}}=0.75 \mathrm{~A}, \mathrm{~T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, \end{aligned}$ <br> inductive load | - | 125 | - | ns |
| Rise Time* | $\mathrm{t}_{\mathrm{r}}$ |  | - | 60 | - | ns |
| Fall Time* | $\mathrm{t}_{\mathrm{f}}$ |  | - | 25 | - | ns |
| Low-side Switching |  |  |  |  |  |  |
| Source-to-Drain Diode Reverse Recovery Time* | $\mathrm{t}_{\mathrm{rr}}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DC}}=300 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{CC}}=15 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{D}}=0.75 \mathrm{~A}, \mathrm{~T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, \end{aligned}$ <br> inductive load | - | 130 | - | ns |
| Rise Time* | $\mathrm{t}_{\mathrm{r}}$ |  | - | 65 | - | ns |
| Fall Time* | $\mathrm{t}_{\mathrm{f}}$ |  | - | 30 | - | ns |

[^5]SX68200M Series

### 3.3.4. SX68205M

| Parameter | Symbol | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Drain-to-Source Leakage Current | $\mathrm{I}_{\text {DSS }}$ | $\mathrm{V}_{\text {DS }}=600 \mathrm{~V}$ | - | - | 100 | $\mu \mathrm{A}$ |
| Drain-to-Source On-resistance | $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ | $\mathrm{I}_{\mathrm{D}}=1 \mathrm{~A}$ | - | 2.0 | 2.5 | $\Omega$ |
| Source-to-Drain Diode Forward Voltage | $\mathrm{V}_{\text {SD }}$ | $\mathrm{I}_{\mathrm{SD}}=1 \mathrm{~A}$ | - | 1.1 | 1.6 | V |
| High-side Switching |  |  |  |  |  |  |
| Source-to-Drain Diode Reverse Recovery Time* | $\mathrm{trr}_{\text {r }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DC}}=300 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{CC}}=15 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{D}}=1.0 \mathrm{~A}, \mathrm{~T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, \end{aligned}$ <br> inductive load | - | 115 | - | ns |
| Rise Time* | $\mathrm{tr}_{\mathrm{r}}$ |  | - | 50 | - | ns |
| Fall Time* | $\mathrm{tf}_{\text {f }}$ |  | - | 45 | - | ns |
| Low-side Switching |  |  |  |  |  |  |
| Source-to-Drain Diode Reverse Recovery Time* | $\mathrm{trr}_{\text {r }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DC}}=300 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{CC}}=15 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{D}}=1.0 \mathrm{~A}, \mathrm{~T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, \end{aligned}$ <br> inductive load | - | 115 | - | ns |
| Rise Time* | $\mathrm{tr}_{\mathrm{r}}$ |  | - | 55 | - | ns |
| Fall Time* | $\mathrm{t}_{\mathrm{f}}$ |  | - | 40 | - | ns |

### 3.4. Bootstrap Diode Characteristics

| Parameter | Symbol | Conditions | Min. | Typ. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Bootstrap Diode Forward Voltage | $\mathrm{V}_{\mathrm{FB}}$ | $\mathrm{I}_{\mathrm{FB}}=0.15 \mathrm{~A}$ | - | 1.0 | 1.3 | V |
| Bootstrap Diode Series Resistor | $\mathrm{R}_{\mathrm{Booт}}$ |  | 45 | 60 | 75 | $\Omega$ |

### 3.5. Thermal Resistance Characteristics

| Parameter | Symbol | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Junction-to-Case Thermal Resistance ${ }^{(1)}$ | $\mathrm{R}_{\mathrm{J}-\mathrm{C}}$ | All power MOSFETs operating; when mounted on a board ${ }^{(2)}$ | - | - | 10 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Junction-to-Ambient Thermal Resistance | $\mathrm{R}_{\mathrm{J}-\mathrm{A}}$ |  | - | - | 35 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

${ }^{(1)}$ Refers to a case temperature at the measurement point described in Figure 3-3.
${ }^{(2)}$ Refers to a 1.6 mm thick CEM3 glass with $35 \mu \mathrm{~m}$ thick copper foil; measured under natural air cooling without silicone potting.


Figure 3-3. Case Temperature Measurement Point

## 4. Mechanical Characteristics

| Parameter | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Package Weight |  | - | 1.4 | - | g |

5. Reference Register Value

The table below lists the reference values to be written to the registers. All the values in parentheses are expressed in hexadecimal. The values listed in the table below are only the parameters that the GUI initially displays.

|  | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Config 0 |  |  |  |  |  |  | CR1 | CR0 | PR7 | PR6 | PR5 | PR4 | PR3 | PR2 | PR1 | PR0 |
| Ref. Value (0047) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 |
| Config 1 |  |  |  |  |  |  | DT5 | DT4 | DT3 | DT2 | DT1 | DT0 | OHT3 | OHT2 | OHT1 | OHT0 |
| Ref. Value (01E9) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 |
| Config 2 |  |  |  |  |  |  | CMS1 | CMS0 | RSN1 | RSN0 | OCF1 | OCF0 | CD3 | CD2 | CD1 | CD0 |
| Ref. Value (0363) | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 |
| Config 3 |  |  |  |  |  |  | MO3 | MO2 | MO1 | MO0 | BCG2 | BCG1 | BCG0 | IWM1 | IWM0 | IHO |
| Ref. Value (0160) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |
| Config 4 |  |  |  |  |  |  | HT5 | HT4 | HT3 | HT2 | HT1 | HT0 | HD3 | HD2 | HD1 | HD0 |
| Ref. Value (0054) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 |
| Config 5 |  |  |  |  |  |  | STS4 | STS3 | STS2 | STS1 | STS0 | STD4 | STD3 | STD2 | STD1 | STD0 |
| Ref. Value (0104) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| Config 6 |  |  |  |  |  |  | LS5 | LS4 | LS3 | LS2 | LS1 | LS0 | HS3 | HS2 | HS1 | HS0 |
| Ref. Value (0005) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |
| Config 7 |  |  |  |  |  |  | IM4 | IM3 | IM2 | IM1 | IM0 | IO4 | IO3 | IO2 | IO0 | IO0 |
| Ref. Value (00D5) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| Config 8 |  |  |  |  |  |  | UVS | HR3 | HR2 | HR1 | HR0 | FGS | SI3 | SI2 | SI1 | SI0 |
| Ref. Value (0106) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |
| Config 9 |  |  |  |  |  |  |  | CP3 | CP2 | CP1 | CP0 | ETR | CI3 | C12 | CI1 | CI0 |
| Ref. Value (00C6) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 |
| Config 10 |  |  |  |  |  |  |  | TP3 | TP2 | TP1 | TP0 |  | T13 | TI2 | TI1 | TI0 |
| Ref. Value (00C6) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 |
| Config 11 |  |  |  |  |  |  | PWD9 | PWD8 | PWD7 | PWD6 | PWD5 | PWD4 | PWD3 | PWD2 | PWD1 | PWD0 |
| Ref. Value (0000) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Config 12 |  |  |  |  |  |  | LW9 | LW8 | LW7 | LW6 | LW5 | LW4 | LW3 | LW2 | LW1 | LW0 |
| Ref. Value (00C8) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 |
| Config 13 |  |  |  |  |  |  | XWM1 | Xwm0 | LHT1 | LHT0 | FW5 | FW4 | FW3 | FW2 | FW1 | FW0 |
| Ref. Value (000D) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 |
| Config 14 |  |  |  |  |  |  | DTC | VMC | DG3 | DG2 | DG1 | DG0 | DM3 | DM2 | DM1 | DM0 |
| Ref. Value (0100) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Config 15 |  |  |  |  |  |  | SCS |  | PN3 | PN2 | PN1 | PN0 | SU3 | SU2 | SU1 | su0 |
| Ref. Value (0209) | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| Config 16 |  |  |  |  |  |  | $\begin{gathered} \text { SR9 } \\ \text { SRH9 } \end{gathered}$ | $\begin{gathered} \text { SR8 } \\ \text { SRH8 } \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { SR7 } \\ \text { SRH7 } \end{array}$ | $\begin{array}{\|c\|} \hline \text { SR66 } \\ \text { SRH6 } \\ \hline \end{array}$ | $\begin{aligned} & \text { SR5 } \\ & \text { SRH5 } \end{aligned}$ | $\begin{gathered} \hline \text { SR4 } \\ \text { SRH4 } \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { SR3 } \\ \text { SRH3 } \end{array}$ | $\begin{gathered} \hline \text { SR2 } \\ \text { SRH2 } \end{gathered}$ | $\begin{gathered} \text { SR1 } \\ \text { SRH1 } \end{gathered}$ | $\begin{gathered} \text { SR0 } \\ \text { SRH0 } \end{gathered}$ |
| Ref. Value (001E) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 |
| Config 17 |  |  |  |  |  |  | SRL9 | SRL8 | SRL7 | SRL6 | SRL5 | SRL4 | SRL3 | SRL2 | SRL1 | SRL0 |
| Ref. Value (0000) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

SX68200M Series

|  | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Config 18 |  |  |  |  |  |  | VX9 | VX8 | VX7 | VX6 | VX5 | VX4 | VX3 | VX2 | VX1 | VX0 |
| Ref. Value (0366) | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 |
| Config 19 |  |  |  |  |  |  | VS9 | VS8 | VS7 | VS6 | VS5 | VS4 | VS3 | VS2 | VS1 | VS0 |
| Ref. Value (01B3) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| Config 20 |  |  |  |  |  |  | VN9 | VN8 | VN7 | VN6 | VN5 | VN4 | VN3 | VN2 | VN10 | VN0 |
| Ref. Value (015C) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 |
| Config 21 |  |  |  |  |  |  | VC9 | VC8 | VC7 | VC6 | VC5 | VC4 | VC3 | VC2 | VC 11 | VC0 |
| Ref. Value (00AE) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 |
| Register 28 Write EEPROM Control | 0 | 0 | 0 | 0 | 0 | 0 | SAV | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Register 28 Read EEPROM Count | 0 | 0 | 0 | 0 | 0 | 0 | NVC9 | NVC8 | NVC7 | NVC6 | NVC5 | NVC4 | NVC3 | NVC2 | NVC1 | NVC0 |
| Register 29 <br> Fault Mask |  |  |  |  |  |  | TW | OT | LOS | PMF | HOC | OVM | UVM |  |  |  |
| Ref. Value (0000) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Register 30 Write |  |  |  |  |  |  |  |  |  |  |  | DIAG4 | DIAG3 | DIAG2 |  |  |
| Ref. Value (0000) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Register 30 Read Diagnostic | FF | POR | ME | WD | OC | EE | TW | OT | LOS | PMF | HOC | OVM | UVM | 0 | 0 |  |
| Register 31 Run |  |  |  |  |  |  | DIAG1 | DIAG0 | RDG | PMR | STM | ESF | RSC | BRK | DIR | RUN |
| Ref. Value (0092) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |
| Register Read | FF | POR | ME | WD | OC | EE |  |  |  |  |  |  |  |  |  |  |

6. Block Diagram

7. Pin Configuration Definitions

8. Typical Application


Figure 8-1. Typical Application

## 9. Physical Dimensions

## - SOP36 Package



Enlarged view of A $(S=20 / 1)$

## NOTES:

- Dimensions in millimeters
- Pb-free (RoHS compliant)
- When soldering the products, it is required to minimize the working time within the following limits: Reflow (MSL3):

Preheating: $180^{\circ} \mathrm{C} / 90 \pm 30 \mathrm{~s}$
Solder heating: $250{ }^{\circ} \mathrm{C} / 10 \pm 1 \mathrm{~s}\left(260^{\circ} \mathrm{C}\right.$ peak, 2 times $)$
Soldering iron: $380 \pm 10^{\circ} \mathrm{C} / 3.5 \pm 0.5 \mathrm{~s}, 1$ time

## - Land Pattern Example


10. Marking Diagram


## 11. Functional Descriptions

Unless specifically noted, this section uses the following definitions:

- All the characteristic values given in this section are typical values.
- For pin and peripheral component descriptions, this section employs a notation system that denotes a pin name with the arbitrary letter " $x$ ", depending on context. Thus, "the VCCx pin" is used when referring to either or both of the VCC1 and VCC2 pins.


### 11.1. Basic Operation

The IC is a 3-phase brushless motor driver operated with sinusoidal current waveforms, where the rotor position is estimated by a sensorless vector control strategy. The rotor positioning system is based on calculations from the voltages applied to the 3-phase motor and the currents through each phase, thus requiring no external position sensor. The internal power MOSFETs consisting of 3-phase bridges supply the currents to the motor. The serial communications feature provides reliable access to the extensive collection of settings pertaining to control systems and diagnostic features. The IC integrates a non-volatile memory (EEPROM), which stores register data, to operate independently of external communications.

The IC has the motor speed control system whose reference speed settings are programmable through the serial communications or by an analog voltage input. In an overcurrent condition, the IC puts a certain limit on the motor current level with its protection function.

The startup operation uses the parameters settable via the serial communications, thus permitting the IC to support a wide range of the combinations of motors and loads. Moreover, the built-in watchdog timer allows the IC to stop the present motor run as the protection against chip-level damage, e.g., a control part in a freeze state.

The fault detection and diagnosis on operational faults such as the VCCx or V 3 pin undervoltage protection, thermal shutdown, and so on are carried out based on the detailed diagnostic information accessible through the serial communications. The DIAG pin operates as the fault signal output, whose settings are also programmable by the diagnostic register.

For thorough functional descriptions, see the following sections.

### 11.2. Pin Descriptions

### 11.2.1. VCC1 and VCC2

These are the logic supply pins for the built-in control ICs. The VCCx pin voltage is used for charging
bootstrap capacitors. In addition, the VCCx pin voltage is internally stepped down (i.e., V3 regulator) to be used as a logic power supply. A 26 V Zener diode is internally connected between the VCCx and COM pins.

The VCC1 and VCC2 pins must be externally connected on a PCB because they are not internally connected. To prevent malfunction induced by supply ripples or other factors, put a capacitor of about $0.01 \mu \mathrm{~F}$ to $0.22 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{VCC}}$, near these pins. Voltages to be applied between the VCCx and COM pins should be about 15 V .

### 11.2.2. RESETn

This pin operates to reset the diagnostic register. When the RESETn pin becomes logic low, the motor operation stops, and the diagnostic register is cleared. Then, the DIAG pin is reset to logic high.

The RESETn pin is internally pulled up to the V3 regulator by the resistor. The RESETn pin should be normally left open.

If any noise-induced malfunction occurs, add $\mathrm{R}_{\text {RST }}$ and $\mathrm{C}_{\text {RST }}$ as shown in Figure 11-1. When turning on the IC, be sure to check that the RESETn pin is held at logic low. In particular, when applying an external voltage on the RESETn pin, be sure to set the RESETn pin to logic low until the V3 pin voltage is established.


Figure 11-1. Internal Circuit Diagram of RESETn Pin

### 11.2.3. DIR

This is the signal input pin to switch the direction of motor rotation. The motor direction is determined by the logical EXOR (exclusive OR) of the DIR bit in the internal register and the DIR logic input, as in Table 11-1.

Table 11-1. Logic Levels Defined for Motor Direction

| DIR Bit | DIR Pin | Motor Direction |
| :---: | :---: | :---: |
| 0 | L | Forward |
| 0 | H | Reverse |
| 1 | L | Reverse |
| 1 | H | Forward |

The DIR pin is internally pulled down to the COM pin with the internal resistor. To set the DIR pin to logic low, normally leave the pin open. If any noise-induced malfunction occurs, connect the DIR pin to the COM pin.

To set the DIR pin to logic high, pull up the pin to the V3 pin with $R_{\text {DIR }}$, as shown in Figure 11-2. If any noiseinduced malfunction occurs, add $\mathrm{C}_{\text {DIR }}$ between the DIR and COM pins.

When turning on the IC, be sure to check that the DIR pin is held at logic low. In particular, when applying an external voltage on the DIR pin, be sure to set the DIR pin to logic low until the V3 pin voltage is established. Note that the motor operation must be stopped for switching the logic level of input signals to the DIR pin.


Figure 11-2. Internal Circuit Diagram of DIR Pin

### 11.2.4. VSP

This is the input pin of reference voltage to set the speed of motor rotation. Figure 11-3 shows an internal circuit diagram of the VSP pin.

The reference voltage is input between the VSP and COM pins. When the VSP pin is held at logic low for a certain period of time, the IC enters the low power consumption mode.


Figure 11-3. Internal Circuit Diagram of VSP Pin

### 11.2.5. VM

This pin monitors the motor driving voltage, $\mathrm{V}_{\mathrm{DC}} . \mathrm{V}_{\mathrm{DC}}$ divided by a resistive voltage divider is applied to the VM pin. Figure 11-4 illustrates an internal circuit diagram of the VM pin.

The resistor should be set within the range specified
as the absolute maximum rating ( -0.3 V to 4 V ). The VM pin also has the overvoltage protection and the undervoltage lockout. For more details, see Section 11.15.4.


Figure 11-4. Internal Circuit Diagram of VM Pin

### 11.2.6. TEST

This is the input pin designed for test use only, not for motor control. When using the TEST pin in your application, leave the pin open or connect a resistor of about $10 \mathrm{k} \Omega$ between the pin and the ground (COM).

If you have any questions about using the TEST pin, please contact our sales representative or distributor.

### 11.2.7. SCL

This pin operates as the clock input pin for the serial communications. Figure $11-5$ is an internal circuit diagram describing the SCL pin.

While the serial communications are being performed, the power supply ( 3.3 V to 5.0 V ) of the master device must be used. Care must be taken in supplying power to the subordinate and master devices. Be sure to turn on the IC (subordinate) first, and then turn on the master device. The SCL pin should be normally left open.

If any noise-induced malfunction occurs, add $\mathrm{R}_{\mathrm{SCL}}$ and $\mathrm{C}_{\text {SCL }}$ as shown in Figure 11-5.

When turning on the IC, be sure to check that the SCL pin is held at logic low.


Figure 11-5. Internal Circuit Diagram of SCL Pin

### 11.2.8. SDA

This is the data input/output pin for the serial communications. Figure 11-6 is an internal circuit diagram describing the SDA pin.

While the serial communications are being performed, the power supply ( 3.3 V to 5.0 V ) of the master device must be used. Care must be taken in supplying power to the subordinate and master devices. Be sure to turn on the IC (subordinate) first, and then turn on the master device. When turning on the IC, be sure to check that the SDA pin is held at logic low.

The SDA pin should be normally left open. If any noise-induced malfunction occurs, connect a resistor of about $10 \mathrm{k} \Omega$ between the SDA and COM pins.


Figure 11-6. Internal Circuit Diagram of SDA Pin

### 11.2.9. COM

This is the logic ground pin for the built-in control ICs. Varying electric potential of the logic ground can be a cause of improper operations. Therefore, connect the logic ground as close and short as possible to shunt resistors, $\mathrm{R}_{\mathrm{Sx}}$, at a single-point ground (or star ground) which is separated from the power ground (see Figure 11-7).


Figure 11-7. Connections to Logic Ground

### 11.2.10. V3

This pin is the output of the 3.3 V internal regulator. A 6 V Zener diode is internally connected to the V3 pin. Connect a capacitor of about $1.0 \mu \mathrm{~F}(\geq 0.47 \mu \mathrm{~F})$ between the V3 and COM pins.

### 11.2.11. VPP

This pin is the input of the programming voltage supply. Writing to the EEPROM requires $a$ programming voltage; therefore, connect a capacitor, $C_{\text {VPP }}$, of about $0.1 \mu \mathrm{~F}$ and apply a voltage of 24 V to it. The IC uses the VPP pin voltage smoothed by the internal regulator. A 30 V Zener diode is internally connected to the VPP pin. When not using the VPP pin, connect the pin to the VCCx or COM pin (no $\mathrm{C}_{\mathrm{VPP}}$ required).

### 11.2.12. FG

While internal signals of the IC and the motor rotation synchronizes, the FG pin outputs pulses proportionally to a preset motor electrical cycle frequency. The pulse frequency of the FG pin output is set $\times 1$ or $\times 3$ of the motor electrical cycle frequency by the FGS bit in the configuration register 8 (Config 8). Figure 11-8 shows an internal circuit diagram of the FG pin


Figure 11-8. Internal Circuit Diagram of FG Pin

### 11.2.13. DIAG

The DIAG pin outputs fault signals. Figure 11-9 is an internal circuit diagram illustrating the DIAG pin.

For more details, see Section 11.14.1.


Figure 11-9. Internal Circuit Diagram of DIAG Pin

### 11.2.14. CSCOM

This pin serves as the reference input for current detection. Connect the CSCOM pin as close as possible to shunt resistors, $\mathrm{R}_{\mathrm{Sx}}$, whose traces are separated from the common ground.


Figure 11-10. Connections to CSCOM Pin

### 11.2.15. CSU, CSV, and CSW

This is the input pin of current detection signals. Figure 11-11 illustrates an internal circuit diagram of the CSx and CSCOM pins.

The CSU, CSV, and CSW pins are, directly but separately, connected to each current detection resistor of the U-, V-, and W-phases. To eliminate signal ringing which may be induced by parasitic capacitance and the impedance in the detection resistors, add an RC low pass filter (i.e., $\mathrm{R}_{\mathrm{CSx}}$ and $\mathrm{C}_{\mathrm{CSx}}$ in Figure 11-10) as needed.


Figure 11-11. Internal Circuit of CSx and CSCOM Pins

### 11.2.16. VBB

This is the input pin for the main supply voltage, i.e., the positive DC bus. All of the power MOSFET drains of the high-side are connected to this pin. Voltages between the VBB pin and the ground (COM) should be set within the recommended range of the main supply voltage, $\mathrm{V}_{\mathrm{DC}}$, given in Section 2.

To suppress surge voltages, put a $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ bypass capacitor, $\mathrm{C}_{\mathrm{S}}$, near the VBB pin and an electrolytic capacitor, $\mathrm{C}_{\mathrm{DC}}$, with a minimal length of PCB traces to the VBB pin.

### 11.2.17. VB1, VB2, and VB3

The VB1, VB2, and VB3 pins are connected to bootstrap capacitors, $\mathrm{C}_{\mathrm{Bx}}$, for the high-side floating supply. For proper startup, turn on the low-side transistors first, then fully charge the bootstrap capacitors, $\mathrm{C}_{\mathrm{Bx}}$. Section 11.4 describes the startup sequences of the IC in detail; Section 11.12 explains the procedures to charge the bootstrap capacitors.
$\mathrm{C}_{\mathrm{Bx}}$ of about $1 \mu \mathrm{~F}$ must be placed near the IC, and connected between the VBx and output (U, V1, W1) pins with a minimal length of traces.

### 11.2.18. U, V1, V2, W1, and W2

These pins are the outputs of the three phases, and serve as the connection terminals to the 3-phase motor. The V1 and W1 pins must be connected to the V2 and W2 pins on a PCB, respectively. The U, V, and W1 pins are the grounds for the VB1, VB2, and VB3 pins. The U, V1, and W1 pins are connected to the negative nodes of bootstrap capacitors, $\mathrm{C}_{\mathrm{Bx}}$. Since high voltages are applied to these output pins (U, V1, V2, W1, W2), it is required to take measures for insulating as follows:

- Keep enough distance between the output pins and low-voltage traces.
- Coat the output pins with insulating resin.


### 11.2.19. LS1, LS2, and LS3

The LS1, LS2, and LS3 pins are internally connected to the low-side power MOSFET sources of the U-, V-, and W-phases, respectively. For current detection, the LSx pin should be externally connected to shunt resistors, $\mathrm{R}_{\mathrm{Sx}}$. When connecting a shunt resistor, use a resistor with low inductance (required), and place it as near as possible to the IC with a minimum length of traces to the LSx and COM pins. Otherwise, malfunction may occur because a longer circuit trace increases its inductance and thus increases its susceptibility to improper operations. In applications where long PCB traces are required, add a fast recovery diode, $\mathrm{D}_{\mathrm{RSx}}$, between the LSx and COM pins in order to prevent the IC from malfunctioning (see Figure 11-12).


Figure 11-12. Connections to LSx Pin

### 11.3. Closed-loop Speed Control

In addition to the vector control system, which is a core element in the control systems, the IC also incorporates a closed-loop speed control. The closedloop speed control uses a preset reference speed as a target motor speed, determined by a frequency of the 3phase waveforms (an electrical angle of $360^{\circ}$ ). The reference speed, $\mathrm{f}_{\text {REF }}$, is input by either of the following two methods (for the motor speed setting, see Section 11.7):

- Directly inputting the relevant parameter via the serial communications
- Inputting the linear voltage that is proportional to the motor speed into the VSP pin
The reference speed, $\mathrm{f}_{\text {REF }}$, and the feedback speed, $\mathrm{f}_{\text {FBK }}$, are compared inside the IC to obtain a speed difference, $\mathrm{f}_{\text {ERR }} . \mathrm{f}_{\text {ERR }}$ is then fed into the integrating controller to calculate a reference driving torque used for accelerating or decelerating the motor.

The following bits are for setting the speed control method, reference speed range, and the reference speed, respectively:

- Config 15

SCS Speed control method selection
SU[3:0] Speed range multiplier

- Config 16

SR[9:0] Reference motor speed
The integral gain, $\mathrm{K}_{\mathrm{I}}$, used for the speed control is can be adjusted to yield optimum performance by using the SI variable. The rotational inertia of motor load shaft and the desired mechanical response speed determine the SI variable. The following bit is for the SI variable setting:

- Config 8

SI[3:0] Integral gain constant, $\mathrm{K}_{\mathrm{I}}$, for speed control

### 11.4. Startup

For proper startup, apply voltages to the main power supply of the motor, the VCC pin, and the VSP pin, in that order. The motor starts to operate with the startup sequence (defined below) depending on the VSP pin voltage levels.

Figure 11-13 explains the startup sequence; Table 11-2 provides the operation modes definitions.

The IC has two startup modes: the DC alignment start mode and the ramp-up start mode. The STM bit in the Run register (Register 31) selects which mode to be enabled. Note that the motor may still be coasting or may be forced to rotate by the operation of a motor load before the startup. Therefore, either of the two startup modes requires the motor to be as stationary as possible in its very first stage. To apply a braking force to the stop the motor, the IC increases the duty cycle of a
predetermined PWM period and turns on all the low-side power MOSFETs. During this braking operation, the IC monitors and limits the currents through the motor. The braking force maximizes at the duty cycle increased up to $100 \%$. When the current detected reaches zero, the braking operation completes. The operations after the braking operation are as follows:

## - DC Alignment Start Mode

As soon as the braking period ends, the direct current of a preset value flows through the motor coil for a predefined hold time. The direct current increases from zero to a maximum value (i.e., the hold current) and remains in this condition for the hold time. This allows the rotor to be aligned to an initial position. In the DC alignment start mode, the hold time and hold current must be large enough to align the rotor to the initial position.

After the hold time ends, the motor rotates at a constant speed which is controlled with a PWM duty cycle generated by the closed-loop speed control system. The initial value of the PWM duty cycle must be set to generate an average voltage equal to the BEMF amplitude at the startup speed.

## - Ramp-up Start Mode

The ramp-up start mode operation follows the braking period. During the period internally set to about 5 seconds, the excitation switching speed of phase currents gradually increases from $25 \%$ to $100 \%$ of the start speed (this is defined as a ramp-up period). During the rampup period, the rotor position is controlled without feedback. When the excitation switching speed reaches the maximum startup speed, the IC estimates a rotor position by its internal circuits.

After the ramp-up period ends, the motor rotates at a constant speed which is controlled with a PWM duty cycle generated by the closed-loop speed control system. In the ramp-up start mode, the startup speed mainly depends on the rotational inertia and load of the motor. The ramp-up current generates a rotating force, which must be large enough to overcome static friction and rotate the rotor at the startup speed.

The startup parameters are also programmable via the serial communications. The user-settable bits in the configuration registers are as follows:

- Register 31 (Run)

STM Startup mode selection

- Config 8

HR[3:0] Startup ramp-up period

- Conig 4

HT[5:0] Startup hold time
HD[3:0] Startup hold current

- Config 5

STS[4:0] Startup speed
STD[4:0] Startup duty cycle/ramp-up current

To turn off the IC, be sure to decrease the VSP pin voltage first.


Figure 11-13. Startup Sequence

Table 11-2. Operation Modes in Startup Sequence

| Operation <br> Mode | Description |
| :--- | :--- |
| UC-Brk* | The braking operation when the VSP <br> pin voltage is set within the UC-Brk <br> voltage range <br> (UC-Brk: User Commanded Brake) |
| ALL OFF | Initializing |
| BT-Chg | Charging the bootstrap capacitors <br> (BT-Chg: Bootstrap Charge) |
| WM-Brk | The braking operation prior to <br> excitation start <br> (WM-Brk: Windmill Brake) |
| Startup hold | Aligning the rotor to initial position |
| Startup drive | Rotating (without feedback) |
| RUN | Rotating |

* At startup, the VSP pin voltage crosses over the voltage range specified for the UC-Brk operation. However, when tuc_Brake is shorter than about 200 ms , the UC-Brk operation is skipped.


### 11.5. Windmilling

In the application where a BLDC motor drives a fan, the startup failure may occur if a motor shaft rotates before the IC attempts the startup sequence. To avoid such failure, the IC performs the braking operation (WM-Brk) prior to the startup sequence to bring the motor to a standstill.

When the WM-Brk operation starts, the duty cycle of the low-side power MOSFETs will gradually increase. The windmill braking current gradually rises with an
increase in the duty cycle. The low-side duty cycle increases up to the level where the current reaches a limiting value. The IWM[1:0] bits in the configuration register 3 (Config 3 ) are for setting a limiting value of the windmill braking current.

The motor BEMF lowers with a decrease in the motor speed induced by the windmill braking current. Eventually, the motor BEMF becomes too low to maintain the windmill braking current even with the low-side power MOSFETs at a $100 \%$ duty cycle, and then the windmill braking current decreases. The motor is considered to be stopped as the windmill braking current falls below its minimum threshold. The XWM[1:0] bits in the configuration register 13 (Config 13) are for setting the minimum threshold of the windmill braking current.
After the motor stops, the IC starts the startup sequence.

### 11.6. Motor Control

The motor running state is controlled by a combination of the register bits set via the serial communications. The Run register (Register 31) contains the following four bits to control motor operations: RUN, DIR, BRK, and RCS.

## - Motor Start/Stop

The RUN bit receives the signals that start and stop a motor run. When RUN $=1$, the IC enters an operating state and starts a motor run or the startup sequence. When RUN $=0$, the IC turns off the power MOSFETs of the three phases and allows the motor to coast (i.e., coast mode). This state overrides all other control inputs; therefore, neither the motor run nor the startup sequence takes place.

## - Motor Direction

Table 11-3 is the logical EXOR (exclusive OR) truth table defining the DIR bit statuses and the logic input levels of the DIR pin, which determine the direction of motor rotation. In a forward rotation, 3-phase currents $\mathrm{I}_{\mathrm{U}}$, $\mathrm{I}_{\mathrm{V}}$, and $\mathrm{I}_{\mathrm{W}}$ are $120^{\circ}$ ahead of the currents $\mathrm{I}_{\mathrm{V}}, \mathrm{I}_{\mathrm{W}}$, and $\mathrm{I}_{\mathrm{U}}$, respectively. In a reverse rotation, 3-phase currents $\mathrm{I}_{\mathrm{U}}, \mathrm{I}_{\mathrm{V}}$, and $\mathrm{I}_{\mathrm{W}}$ are $120^{\circ}$ behind the currents $\mathrm{I}_{\mathrm{V}}, \mathrm{I}_{\mathrm{W}}$, and $\mathrm{I}_{\mathrm{U}}$, respectively.

Table 11-3. Motor Direction Definitions

| DIR Bit | DIR Pin | Motor Direction |
| :---: | :---: | :---: |
| 0 | L | Forward |
| 0 | H | Reverse |
| 1 | L | Reverse |
| 1 | H | Forward |

## - Braking Operation

The BRK bit controls the braking operation, which decelerates the speed of motor rotation to stop the motor run. The braking operation is enabled only when RUN $=1$. During the braking operation, all the low-side power MOSFETs turn on to short the motor windings. The rotation-induced BEMF causes currents to flow through the motor winding of each phase. And this generates a braking torque. The braking torque always opposes the motor direction. Strength of the braking torque varies according to the motor parameters. Note that the current control is not available during the braking operation due to no excitation exerted on the motor. Be sure to maintain the braking current not to exceed the rating of the low-side power MOSFETs.

## - Motor Speed

The voltage applied to the VSP pin is used for the motor speed setting (see Section 11.7). The motor speed can be determined by monitoring the FG pin output. While the IC drives under the sensorless control system, the FG pin outputs pulses at a frequency proportional to the motor speed.

## - Loss of Synchronization

While the motor is in a running state, the IC monitors a loss-of-synchronization (LOS) condition. Upon LOS detection, the LOS bit in the diagnostic register is set to " 1 ". When the motor is not in the running state or when in the braking state, the LOS bit is set to " 0 ".

### 11.7. Motor Speed Setting

The IC controls the speed of motor rotation with the built-in closed-loop speed control circuit. To enable a motor run, set BRK $=0$ and RUN $=1$. The SCS bit in the configuration register 15 (Config 15) selects either of the following speed control methods:

- $\operatorname{SCS}=1$

Controlled by the internal register settings (directly
input the SR parameter via the serial communications)

- $\operatorname{SCS}=0$

Controlled by externally inputting the linear voltage proportional to the motor speed into the VSP pin (external mode)
When $\operatorname{SCS}=1$, the parameter is directly input via the serial communications. The IC then ignores the VSP pin input but only uses the value input to the SR[9:0] bits in the configuration register 16 (Config 16). The SR[9:0] bits are for setting the frequency of motor excitation.

When SCS $=0$, the IC uses the value of the voltage applied to the VSP pin as a default value. Figure 11-14 shows a relation between the reference motor speed and the VSP pin input voltage. The relation between the VSP pin voltage and the motor speed is defined by the six variable parameters (listed in Table 11-4) and an
internally fixed voltage, $\mathrm{V}_{\text {SSx }}$.
$\mathrm{V}_{\text {SSX }}$ represents the releasing voltage of the low power consumption mode, i.e., a voltage of an internally preset value.


Figure 11-14. Reference Speed, $\mathrm{f}_{\text {REF }}$ vs. VSP Pin Input Voltage, VSP

Table 11-4. VSP Input Register

| Variable | Symbol | Description |
| :---: | :---: | :--- |
| VX[9:0] | $\mathrm{V}_{\text {SMX }}$ | VSP pin voltage at maximum <br> speed |
| VN[9:0] | $\mathrm{V}_{\text {SMN }}$ | VSP pin voltage at minimum <br> speed |
| VS[9:0] | $\mathrm{V}_{\text {SST }}$ | Excitation start voltage |
| $\mathrm{VC}[9: 0]$ | $\mathrm{V}_{\mathrm{SSN}}$ | Low power consumption mode <br> transition voltage |
| SRH[9:0] | $\mathrm{f}_{\mathrm{RH}}$ | Maximum reference speed |
| SRL[9:0] | $\mathrm{f}_{\text {RL }}$ | Minimum reference speed |

When the VSP pin input voltage, $\mathrm{V}_{\mathrm{SP}}$, reaches zero, the IC turns off the power MOSFETs of the three phases and allows the motor to coast. Then, the IC enters the low power consumption mode (see Section 11.8). When $\mathrm{V}_{\mathrm{SP}} \leq \mathrm{V}_{\text {SSX }}$, the IC stays in the low power consumption mode. When $\mathrm{V}_{\mathrm{SP}}>\mathrm{V}_{\mathrm{SSX}}$, the IC is initialized and goes into a braking operation state (shown in Figure 11-13).

When the IC shifts into the braking operation state from the low power consumption mode, the power MOSFETs of the three phases are held turned off until the IC initialization completes. The braking operation (UC-Brk) continues until $V_{\text {SP }}$ rises above the excitation start voltage, $\mathrm{V}_{\text {SST }}$. When $\mathrm{V}_{\text {SP }}>\mathrm{V}_{\text {SST }}$, the IC enters in a running state (Run mode) and starts the startup sequence. The motor is controlled according to the $\mathrm{f}_{\text {REF }} \mathrm{vs}$. $\mathrm{V}_{\mathrm{SP}}$ relationship, as described in Figure 11-14. And this relationship is determined by $\mathrm{V}_{\text {SMN }}$ and $\mathrm{V}_{\text {SMX }}$, representing the VSP input voltages at minimum and maximum speeds, respectively.
$f_{R L}$ and $f_{R H}$, representing minimum and maximum reference speeds, are defined by the SRL, SRH, and SU parameters set in the configuration registers (Config 15
to 17 ). $\mathrm{f}_{\mathrm{RL}}$ and $\mathrm{f}_{\mathrm{RH}}$ are given by the following equations using these parameters:
$\mathrm{f}_{\mathrm{RL}}=\mathrm{SRL} \times \mathrm{SU} \times 0.1(\mathrm{~Hz})$, and
$\mathrm{f}_{\mathrm{RH}}=\mathrm{SRH} \times \mathrm{SU} \times 0.1(\mathrm{~Hz})$.
Where $V_{S P}=V_{\text {SMN }}$ and $f_{\text {REF }}=f_{\text {RL }}$.
The $\mathrm{f}_{\text {REF }}$ vs. $\mathrm{V}_{\text {SP }}$ relationship is then defined as:
$f_{\text {REF }}=\left(S \times V_{S P}\right)+Z$.
Where Z is obtained by:
$Z=f_{R H}-\left(V_{S M X} \times S\right)$.
Let $S$ be the motor speed given by:
$S=\frac{\left(f_{R H}-f_{R L}\right)}{V_{S M X}-V_{S M N}}$.
The actual motor speed, $S$, depends on the number of pole pairs in the rotor, $\mathrm{N}_{\mathrm{PP}}$, as defined by:

$$
\begin{equation*}
\mathrm{S}=\frac{\left(\mathrm{f}_{\mathrm{REF}} \times 60\right)}{\mathrm{N}_{\mathrm{PP}}} \tag{6}
\end{equation*}
$$

Here, $\mathrm{f}_{\text {REF }}$ is in Hz and S is in rpm.
Once the motor starts running, the $\mathrm{f}_{\text {REF }}$ vs. $\mathrm{V}_{\mathrm{SP}}$ relationship is valid for all the $\mathrm{V}_{\mathrm{SP}}$ values that fall into the range between $\mathrm{V}_{\text {SMN }}$ and $\mathrm{V}_{\text {SMX }}$. In the range where $\mathrm{V}_{\text {SP }}>\mathrm{V}_{\text {SMX }}$, the motor speed is always determined by $\mathrm{f}_{\mathrm{RH}}$. The motor continues running until $\mathrm{V}_{\text {SP }}$ becomes lower than $\mathrm{V}_{\text {SMN }}$.

### 11.8. Low Power Consumption Mode

The IC incorporates the low power consumption mode function. When the VSP pin voltage, $\mathrm{V}_{\mathrm{SP}}$, remains at a voltage not exceeding the lower power consumption mode transition voltage, $\mathrm{V}_{\text {SSN }}$, for a certain time, the IC transits to the low power consumption mode. In the low power consumption mode, the IC suppresses the VCCx pin supply current as much as possible by clearing the fault flags set by the diagnostic register and by stopping the internal circuit operations. To return from the low power consumption mode, hold the outputs with off status by the protection until the IC initialization completed.

Note that $\mathrm{V}_{\text {SSN }}$ must be set to a voltage lower than the releasing voltage, $\mathrm{V}_{\text {SSx }}$; otherwise, $\mathrm{V}_{\text {SSN }}$ will have no effect. In the case where $V_{\text {SSN }}$ is set to a voltage higher than $\mathrm{V}_{\text {SSX }}$, the IC ignores the $\mathrm{V}_{\text {SSN }}$ setting and enters the low power consumption mode even when $\mathrm{V}_{\text {SP }} \leq \mathrm{V}_{\text {SSX }}$.

### 11.9. PWM Control

The PWM generator built in the IC provides all the timings associated with the PWM control of motor currents through the internal MOSFETs. The PWM generator also controls PWM frequency, duty cycle, dead time, and current sampling time. PWM signals of the three phases have the same frequency but have independent duty cycles. Note that switching loss, audible noise, and duty cycle accuracy must be taken into account in setting a PWM frequency.

The PR[7:0] bits in the configuration register 0 (Config 0) are for setting a PWM period for all the three phases. These 8 bits contain a positive integer. The PWM period can be adjusted in units of 8 cycles of the system clock. The equation below defines the PWM period, $\mathrm{T}_{\mathrm{PR}}$ :

$$
\begin{equation*}
\mathrm{T}_{\mathrm{PR}}(\mu \mathrm{~s})=30.5+(\mathrm{n} \times 0.4) \tag{7}
\end{equation*}
$$

Where n is a positive integer determined by the $\operatorname{PR}[7: 0]$ bits. For example, when $\operatorname{PR}[7: 0]=[0100$ 0111] (i.e., 71 in decimal) then $T_{P R}=58.9 \mu \mathrm{~s}$ (typ.).

### 11.10. Dead Time

In case any high-side power MOSFET of the three phases and the corresponding low-side power MOSFET turn on at the same time, a short-circuit condition may occur. For protecting all the 3-phase power MOSFETs from such abnormal condition, a dead time must be set between a turn-off of each high- or low-side power MOSFET and the next turn-on of its pairing low- or high-side power MOSFET.

The DT[5:0] bits in the configuration register 1 (Config 1) are for setting a dead time for the three phases. Be sure to set the $t_{\text {Dead }}$ so that it falls within the recommended operating range (i.e., $\geq 1.5 \mu \mathrm{~s}$ ). The equation below defines the dead time, $\mathrm{t}_{\text {DEAD }}$ :

$$
\begin{equation*}
\mathrm{t}_{\mathrm{DEAD}}=\mathrm{n} \times 50 \mathrm{~ns} \tag{8}
\end{equation*}
$$

Where n is a positive integer determined by the DT[5:0] bits. A minimal value of tDEAD is 100 ns . For example, when DT[5:0] $=\left[\begin{array}{lll}01 & 1110\end{array}\right]$ (i.e., 30 in decimal) then $\mathrm{t}_{\text {DEAD }}=1.5 \mu \mathrm{~s}$ (typ.).

### 11.11. PWM Switching Mode

The IC has the following four PWM switching modes. The 2-phase PWM switching mode decreases switching loss by about $33 \%$ but results in less-accurate phase current at low motor speed. In general, therefore, operating the IC at lower speed and current requires the 3-phase PWM switching mode, whereas operating the IC at higher speed and current demands the 2-phase PWM switching mode.

The CMS[1:0] bits in the configuration register (Config 2) is for setting which mode to be enabled.

- CMS[1:0] = [00]: 2-phase PWM switching
- $\operatorname{CMS}[1: 0]=[01]: 3$-phase switching
- CMS[1:0] = [10]:

IC operation shifts from 3-phase to 2-phase switching at a modulation index of $\geq 50 \%$. IC operathion shifts back to the 3-phase switching at a modulation index of $<50 \%$.

- $\operatorname{CMS}[1: 0]=[11]:$

IC operation shifts from 3-phase to 2-phase PWM switching at a modulation index of $\geq 50 \%$. IC operation shifts back to 3-phase PWM switching at a modulation index of <25\%.

### 11.12. Charging of Bootstrap Capacitors

To start up the IC properly, turn on the low-side power MOSFETs first and fully charge bootstrap capacitors. The BCG[2:0] bits in the configuration register 3 (Config 3) are for setting the charging time of bootstrap capacitors, $\mathrm{t}_{\mathrm{BCG}}$. $\mathrm{t}_{\mathrm{BCG}}$ should range from 1 ms to 100 ms . When $\operatorname{BCG}[2: 0]=0$, the charging operation is disabled.

### 11.13. Current Detection

Current detection resistors, $\mathrm{R}_{\mathrm{sx}}$, should be connected between the low-side power MOSFET sources and the ground. This connection allows only phase currents to flow through the current detection resistors when the low-side power MOSFETs turn on. Which means that currents are detectable only when the low-side power MOSFETs are on. Section 11.2.15 describes the pins used for current detection, the CSU, CSV, and CSW pins. Section 11.2.14 gives details on the CSCOM pin used as the reference input for current detection.

The PWM generator produces a current detection signal for each phase at the timing of the midpoint of each low-side power MOSFET on-time. To detect stable currents, the IC needs a certain period of on-time (i.e., minimum on-time) from a turn-on of the low-side power MOSFET until when currents are settled. If a low-side on-time is too short to allow currents to settle in time, the IC fails to perform current sampling. The minimum on-time for current detection can be set through the serial communications. The MO[3:0] bits in the configuration register 3 (Config 3) are for setting the minimum on-time. These 4 bits contain a positive integer. The equation below defines the minimum ontime, $\mathrm{t}_{\mathrm{mo}}$ :

$$
\begin{equation*}
\mathrm{t}_{\mathrm{MO}}=\mathrm{n} \times 400 \mathrm{~ns} . \tag{9}
\end{equation*}
$$

Where n is a positive integer determined by the MO[3:0] bits. For example, when MO[3:0] $=$ [1010] (i.e.,

10 in decimal) then $\mathrm{t}_{\mathrm{MO}}=4.0 \mu \mathrm{~s}$ (typ.).
When an RC filter is added to the input side of the current-sensing operational amplifier, an additional delay time will occur due to filtering. The timing of current detection can be delayed from the midpoint of an on-time produced by the PWM generator. The $\mathrm{CD}[3: 0]$ bits in the configuration register 2 (Config 2) are for setting the current detection delay time, $\mathrm{t}_{\mathrm{CD}}$.

The equation below defines the current detection delay time, $\mathrm{t}_{\mathrm{CD}}$ :

$$
\begin{equation*}
\mathrm{t}_{\mathrm{CD}}=\mathrm{n} \times 200 \mathrm{~ns} \tag{10}
\end{equation*}
$$

Where n is a positive integer determined by the $\mathrm{CD}[3: 0]$ bits. For example, when $\mathrm{CD}[3: 0]=[0101]$ (i.e., 5 in decimal) then $\mathrm{t}_{\mathrm{CD}}=1.0 \mu \mathrm{~s}$ (typ.).

The IC detects a phase current with the voltage across the current detection resistor, $\mathrm{R}_{\mathrm{Sx}}$. The current-sensing operational amplifier has the four input voltage ranges selectable by the CR[1:0] bits in the configuration register 0 (Config 0 ). Table 11-5 shows the maximum input voltage ranges defined for the current-sensing operational amplifier, with the corresponding maximum current ranges, $\mathrm{I}_{\mathrm{FS}}$. Table 11-6 lists resistances in the maximum input voltage ranges, with the corresponding current ranges as examples.
The maximum operating current, $\mathrm{I}_{\mathrm{MX}}$, is a limitation value of a target current required for the closed-loop speed control. When the current needed for the speed control exceeds $\mathrm{I}_{\mathrm{MX}}$, the IC fails to maintain the speed control due to the current limitation.
$\mathrm{I}_{\mathrm{MX}}$ is expressed as a percentage of the maximum current range, $\mathrm{I}_{\mathrm{FS}}$. The equation below defines $\mathrm{I}_{\mathrm{MX}}$ :

$$
\begin{equation*}
\mathrm{I}_{\mathrm{MX}}=[38+(\mathrm{n} \times 2)](\%) \times \mathrm{I}_{\mathrm{FS}} . \tag{11}
\end{equation*}
$$

Where n is a positive integer determined by the $\operatorname{IM}[4: 0]$ bits in the configuration register 7 (Config 7). For example, when $\mathrm{IM}[4: 0]=\left[\begin{array}{ll}0 & 0110\end{array}\right]$ (i.e., 6 in decimal) then $\mathrm{I}_{\mathrm{MX}}=50 \% \mathrm{I}_{\mathrm{FS}}$. $\mathrm{I}_{\mathrm{MX}}$ should range from $38 \%$ to $100 \%$ of $\mathrm{I}_{\mathrm{FS}}$.

Table 11-5. Maximum Input Ranges for Current-sensing Operational Amplifier

| CR1 | CR0 | Maximum Input <br> Voltage Range <br> (mV) | Maximum Current <br> Range, $\mathrm{I}_{\mathrm{FS}}$ <br> (A) |
| :---: | :---: | :---: | :---: |
| 0 | 1 | -500 to 500 | $\pm 500 / \mathrm{R}_{\mathrm{S}}$ |
| 0 | 0 | -250 to 250 | $\pm 250 / \mathrm{R}_{\mathrm{S}}$ |
| 1 | 1 | -125 to 125 | $\pm 125 / \mathrm{R}_{\mathrm{S}}$ |
| 1 | 0 | -62.5 to 62.5 | $\pm 62.5 / \mathrm{R}_{\mathrm{S}}$ |
| $\mathrm{R}_{\mathrm{S}}$ represents a resistance of $\mathrm{R}_{\mathrm{Sx}}$, measured in $\mathrm{m} \Omega$ |  |  |  |

Table 11-6. Current Range vs. Example Sensing Resistor

| $\begin{gathered} \mathrm{R}_{\mathrm{S}} \\ (\mathrm{~m} \Omega) \end{gathered}$ | Maximum Current Range, $\mathrm{I}_{\mathrm{FS}}$ (A) | Accuracy (mA) | $P_{\text {Loss }}$ <br> (W) |
| :---: | :---: | :---: | :---: |
| CR[1:0] $=$ [00] (Input Voltage Range $\pm 500 \mathrm{mV}$ ) |  |  |  |
| 100 | -5 to 5 | $\pm 25$ | 2.50 |
| 200 | -2.5 to 2.5 | $\pm 13$ | 1.25 |
| 500 | -1 to 1 | $\pm 5$ | 0.50 |
| 1000 | -0.5 to 0.5 | $\pm 3$ | 0.25 |
| $\mathrm{CR}[1: 0]=[01]$ (Input Voltage Range $\pm 250 \mathrm{mV}$ ) |  |  |  |
| 40 | -6.3 to 6.3 | $\pm 31$ | 1.56 |
| 100 | -2.5 to 2.5 | $\pm 13$ | 0.63 |
| 200 | -1.3 to 1.3 | $\pm 6$ | 0.31 |
| 500 | -0.5 to 0.5 | $\pm 3$ | 0.13 |
| $\mathrm{CR}[1: 0]=[10]$ (Input Voltage Range $\pm 125 \mathrm{mV}$ ) |  |  |  |
| 10 | -12.5 to 12.5 | $\pm 63$ | 1.56 |
| 20 | -6.3 to 6.3 | $\pm 31$ | 0.79 |
| 50 | -2.5 to 2.5 | $\pm 13$ | 0.31 |
| 100 | -1.3 to 1.3 | $\pm 6$ | 0.17 |
| $\mathrm{CR}[1: 0]=[11]$ (Input Voltage Range $\pm 62.5 \mathrm{mV}$ ) |  |  |  |
| 2 | -31.3 to 31.3 | $\pm 156$ | 1.95 |
| 5 | -12.5 to 12.5 | $\pm 63$ | 0.78 |
| 10 | -6.3 to 6.3 | $\pm 31$ | 0.39 |
| 50 | -1.3 to 1.3 | $\pm 6$ | 0.08 |

### 11.14. Diagnostic Function

The IC includes the diagnostic function which indicates a detected fault status. The fault status is available from the following two sources: the DIAG output and the serial interface.

### 11.14.1. DIAG Pin Output

The DIAG pin outputs a fault signal when the IC detects any fault status and the corresponding fault flag in the diagnostic register is set. When the diagnostic function is disabled by the mask register (Register 29), the DIAG pin outputs no fault signal. However, the DIAG pin outputs a fault signal even when the outputs are off due to a short-circuit condition. The DIAG[4:0] bits in the Registers 30 and 31 define the detailed settings of the DIAG pin output.

The DIAG pin is logic high in normal operation, and is logic low in fault signal output operation.

### 11.14.2. Diagnostic Register

The detailed diagnostic information contained in the diagnostic register (Register 30) can be read via the serial communications at any time. When a fault status occurs, the corresponding bit in the diagnostic register is set to " 1 " and is then held in this setting. The fault flag is cleared when either of the following conditions is met:

- When the reading from the diagnostic register completes
- When the RESETn pin is held at logic low for the duration longer than a minimum reset pulse width
When an IC-specific fault state persists even after the diagnostic register is cleared (e.g., when the IC still remains in a high-temperature state), the diagnostic register does not accept the clearing operation and keep the fault flag being set.
The higher 6 bits contained in all the registers, including the diagnostic register, always indicate serious faults (i.e., critical fault flags). Among these bits, the MSB (bit 15) is the FF bit which indicates a common fault flag. The FF bit is set to " 1 " in either of the following conditions: when any of the bits (except for the EE bit) in the diagnostic register is set; when a write operation via the serial communications fails. The FF bit is cleared only when the fault flag set by the diagnostic register is cleared. The FF bit provides an indication that a fault has occurred since the last fault flag clear.

At power-on or after a power-on reset, the FF and POR bits are set to " 1 " to indicate a critical fault flag, whereas all other bits in the diagnostic register are cleared. This fault status indicates that a power-on reset has occurred and all the registers are reset to default. Note that only a power-on reset occurs when the V3 pin voltage exceeds the V3 Pin UVP Threshold Voltage, $\mathrm{V}_{\text {3uv. }}$. The occurrence of a power-on reset is not subject to the VCCx pin voltage level.

### 11.14.3. Protective Operations at Fault Detection

Table 11-7 lists the fault statuses and the corresponding protective operations at fault detection.

The IC turns off all the power MOSFETs regardless of the ESF bit setting when the IC detects the following faults: V3 pin undervoltage (power-on reset), watchdog timeout, memory error, soft overcurrent, and hard overcurrent.
The EFS bit in the Run register (Register 31) sets which protective operation to be performed when the IC detects the following faults: power module fault, loss of synchronization, and thermal shutdown. When $\mathrm{ESF}=1$, the IC turns off all the power MOSFETs and allows the motor to coast upon detection of any of the three faults mentioned above. While a soft overcurrent condition is detected, the IC keeps all the power MOSFETs turned off until any of the following conditions is met:

- The RESETn pin becomes logic low
- A serial read operation completes
- A power-on reset occurs

When $\operatorname{ESF}=0$, the IC never stops its operations even after the diagnostic register has set a fault flag. Consequently, the IC and the motor must be controlled with the master controller or an external circuit to prevent any damage.

Table 11-7. Fault Statuses and Protective Operations

| Fault Status | Outputs Disabled |  | Latched |
| :--- | :---: | :---: | :---: |
|  | ESF $=0$ | ESF $=1$ |  |
| No Fault | No | No | - |
| Power Module Fault | No | Yes* | No |
| EEPROM Overwrite | No | No | Yes |
| V3 Pin Undervoltage <br> (POR) | Yes* | Yes* | No |
| Watchdog Timeout | Yes* | Yes* | Yes |
| Memory Error | Yes* | Yes* | Yes |
| Loss of <br> Synchronization | No | Yes* | No |
| Thermal Warning | No | No | No |
| Thermal Shutdown | No | Yes* | No |
| Soft Overcurrent | Yes* | Yes* | Only when <br> ESF $=1$ |
| Hard Overcurrent | Yes* | Yes* | Only when <br> ESF $=1$ |
| VM Pin Overvoltage | No | Yes* | No |
| VM Pin Undervoltage | No | Yes* | No |

* All the power MOSFETs off.


### 11.14.4. Fault Mask Setting

The mask register (Register 29) determines which fault status not to be diagnosed (i.e., mask setting). Extreme care must be taken, however, in disabling the individual diagnostic parameters to protect the IC from potentially damaging conditions.

When any given bit in the mask register is set to " 1 ", the corresponding diagnostic parameter is completely disabled. According to the disabled diagnostic parameter, neither fault flag setting nor fault signal output from the DIAG pin takes place. The maskable fault statuses and the corresponding fault mask bits are as follows:

- TW: Thermal warning
- OT: Thermal shutdown
- LOS: Loss of synchronization
- PMF: Power module fault
- HOC: Hard overcurrent
- OVM: VM pin overvoltage
- UVM: VM pin undervoltage

Note that the V3 undervoltage protection cannot be
disabled because the accuracy of the diagnostic function and the output control depend on the V3 pin voltage.

### 11.15. Protection Functions

This section describes the various protections provided in the SX68200M series. The embedded protections monitor the parameters (e.g., V3 pin [regulator] voltage, watchdog timer, driving current) fundamental to drive the IC and the motor reliably and safely.

### 11.15.1. V3 Pin Undervoltage Protection

The IC monitors the V3 pin voltage, $\mathrm{V}_{3}$, to ensure its correct logical operation. When $\mathrm{V}_{3}$ decreases to the V3 Pin UVP Threshold Voltage ( $\mathrm{V}_{3 \mathrm{UV}}=2.8 \mathrm{~V}$ ) or less, all the power MOSFETs turn off immediately. Then, the IC enters a power-down state and stops all the internal operations other than the V3 pin voltage monitoring. When $\mathrm{V}_{3}$ increases to $\mathrm{V}_{3 \mathrm{UV}}+\mathrm{V}_{3 \mathrm{UV} \text { 位s }}$ or more, the IC performs a power-on reset, causing all the configuration registers to be reset to their power-on states. The higher 6 bits contained in all the registers are also cleared at this time. The FF and POR bits are set to " 1 " to indicate the critical fault flag showing that a power-on reset has occurred. The IC performs the same power-on reset sequence at power-on or V 3 brown-out (where only $\mathrm{V}_{3}$ drops below $\mathrm{V}_{3 \mathrm{Uv}}$ momentarily).

### 11.15.2. Watchdog Timeout

The IC integrates a watchdog timer separated from the internal oscillator. The watchdog timer is a clock which is independent of the main controller system clock, and used for monitoring a latch-up state caused on the main controller. The main controller regularly resets the watchdog counter. When the counter enters a timeout state without clearing, the FF and WD bits are set to " 1 " to indicate a critical fault flag.
When a watchdog timeout state occurs, the IC turns off all the power MOSFETs and allows the motor to coast because no accurate motor operation is guaranteed. This strategy ensures the safe operations of the internal power MOSFETs and the motor.

The watchdog timeout state persists until the RESETn pin becomes logic low, or a power-on reset occurs.

### 11.15.3. Memory Error

The IC integrates a non-volatile memory (EEPROM) which stores register data. Each time the active registers are read, the IC verifies the data stored in the EEPROM.

When verifying the stored data, the IC uses additional parity bits to detect a data error. This data check is
performed each time a read from the EEPROM or a copy to the active registers takes place.

When the IC detects a memory error, all the power MOSFETs turn off then the FF and ME bits are set to " 1 " to indicate a critical fault flag. All the operations other than this protective operation continue as normal.

In case of memory error, turn off the IC first, and then turn on the IC again. This protective operation resets the IC and enables reading the EEPROM data. After the power-on reset, the ME bit is cleared. When the data is then read correctly, the ME bit remains to be cleared. In case a memory error reoccurs after the power-on reset, the active registers must be reset to the correct values via the serial communications. These correct values should be rewritten to the EEPROM to overwrite the previously saved data. After the rewrite operation, the EEPROM should be read and transferred back to the active registers. And this data check sequence permits the IC to recheck the present state of the stored data. When the ME bit is cleared after the data recheck results in no error, the IC continues operating. This state, however, indicates that a soft data error has occurred.

If the ME bit remains set at " 1 " even after the data recheck, the IC is no longer usable due to a hard error caused by the EEPROM.

### 11.15.4. Overvoltage Protection and Undervoltage Lockout for Main Power Supply

The IC monitors the Main Supply Voltage, $\mathrm{V}_{\mathrm{DC}}$, supplied for driving the motor, with the VM pin to detect an overvoltage or undervoltage condition. $\mathrm{V}_{\mathrm{DC}}$ divided by a resistive voltage divider is applied to the VM pin.

Along with an increase in $\mathrm{V}_{\mathrm{DC}}$, when the VM pin voltage also increases to the VM Pin OVP Threshold Voltage $\left(\mathrm{V}_{\text {OVM }}=1.24 \mathrm{~V}\right)$ or more, the FF and OVM bits in the diagnostic register are set to " 1 ". In addition to this state, all the power MOSFETs turn off when $\mathrm{ESF}=1$.

Along with a decrease in $\mathrm{V}_{\mathrm{DC}}$, when the VM pin voltage also decreases to the VM Pin UVP Threshold Voltage ( $\mathrm{V}_{\mathrm{UM}}=0.3 \mathrm{~V}$ or 0.6 V ) or less, the FF and UVM bits in the diagnostic register are set to " 1 ". In addition to this condition, the IC turns off all the power MOSFETs when $\mathrm{ESF}=1 . \mathrm{V}_{\mathrm{UM}}$ is a user-settable parameter by the UVS bit in the configuration register 8 (Config 8) to 0.3 V or 0.6 V .

### 11.15.5. Overcurrent Protections

Two overcurrent protections are incorporated in the IC: the soft overcurrent protection and the hard overcurrent protection. Figure 11-15 shows operational waveforms of these functions.


Figure 11-15. Operational Waveforms of SOCP $(\mathrm{ESF}=0)$ and $\mathrm{HOCP}(\mathrm{ESF}=0, \mathrm{HOC}=0)$

### 11.15.6. Soft Overcurrent Protection

The IC uses a user-settable soft overcurrent threshold current, $\mathrm{I}_{\text {LIM }}$, expressed as a percentage of the maximum current range, $\mathrm{I}_{\mathrm{FS}}$. The soft overcurrent protection (SOCP) monitors a load short or loop control failure.
When the IC detects a current exceeding $\mathrm{I}_{\mathrm{LIM}}$, the FF and OC bits are set to " 1 " to indicate a critical fault flag and all the power MOSFETs turn off for protecting the motor driving system.
The ESF bit in the Run register determines whether to latch the power MOSFET turn-off operation after the SOCP detection.

When ESF = 1, the IC keeps all the power MOSFETs turned off and the motor stopped (i.e., latch operation) until a restart after the detected error has been eliminated.
When $\mathrm{ESF}=0$, the IC turns off all the power MOSFETs upon SOCP detection. When phase currents fall below $\mathrm{I}_{\text {LIM }}$, the IC restarts to operate.

The equation below defines the SOCP threshold current, ILIM:

$$
\begin{equation*}
\mathrm{I}_{\mathrm{LIM}}=[38+(\mathrm{n} \times 2)](\%) \times \mathrm{I}_{\mathrm{FS}} . \tag{12}
\end{equation*}
$$

Where n is a positive integer determined by the IO[4:0] bits in the configuration register 7 (Config 7). For example, when $\operatorname{IO}[4: 0]=\left[\begin{array}{ll}10101\end{array}\right]$ (i.e., 21 in decimal) then $\mathrm{I}_{\mathrm{LIM}}=80 \% \mathrm{I}_{\mathrm{FS}}$.

When $\mathrm{IO}[4: 0]=0$, the SOCP function is disabled. This setting does not protect the internal power MOSFETs and the load; therefore, alternative measures must be taken to protect the IC and the motor from any damage due to large currents.

### 11.15.7. Hard Overcurrent Protection

The hard overcurrent protection (HOCP) consists of an independent monitoring circuit in order to promptly offer the protection against overcurrents. The HOCP function detects a load short or loop control failure.

When the IC detects a current exceeding the HOCP Threshold Current, $\mathrm{I}_{\mathrm{HoC}}$, the IC turns off all the power MOSFETs to protect the motor driving system, and then sets FF and HOC bits in the diagnostic register to " 1 ". Moreover, the IC has a propagation delay of $<10 \mu \mathrm{~s}$ between the overcurrent detection to the HOCP activation.

The IHO bit in the configuration register 3 (Config 3) sets $\mathrm{I}_{\text {Hoc }}$, either to $150 \%$ or $200 \%$ of the maximum current detection range, $\mathrm{I}_{\mathrm{FS}}$.

The HOCP circuit also has a digital low pass filter that avoids itself from responding to an instantaneous overcurrent induced by power MOSFET switching. Thus, the IC does not detect an overcurrent of less than tocF, $0.5 \mu \mathrm{~s}$ to $2 \mu \mathrm{~s}$, settable by the $\operatorname{OCF}[1: 0]$ bits in the configuration register 2 (Config 2).

The ESF bit in the Run register determines whether to latch the power MOSFET turn-off operation after the HOCP detection.

When ESF $=1$, the IC keeps all the power MOSFETs turned off and the motor stopped (i.e., latch operation) until a restart after the detected error has been eliminated.

When ESF $=0$, the IC turns off all the power MOSFETs for a period of an HOCP hold time, $\mathrm{t}_{\mathrm{HOC}}$, upon HOCP detection. The IC then resumes monitoring the currents after a lapse of $t_{\text {Hoc. }}$ When an HOCP condition is detected again, the IC turns off all the power MOSFETs. After a period of $t_{\text {Hoc }}$, the IC restarts monitoring the current. This sequence continues until a stop command is asserted by an external controller. The equation below defines the HOCP hold time, $\mathrm{t}_{\text {нос }}$ :

$$
\begin{equation*}
\mathrm{t}_{\mathrm{HOC}}=(1+\mathrm{n}) \times 100 \mathrm{~ms} \tag{13}
\end{equation*}
$$

Where n is a positive integer determined by the OHT[3:0] bits in the configuration register 1 (Config 1). For example, when OHT[3:0] $=$ [1001] (i.e., 9 in decimal) then $\mathrm{t}_{\mathrm{HOC}}=1.0 \mathrm{~s}$.

### 11.15.8. Thermal Warning and Thermal Shutdown

The IC has the thermal shutdown (TSD) circuit for both of the built-in control MIC and gate-drive MIC. The control MIC has two thermal thresholds for the thermal warning and TSD. The gate-drive MIC has one thermal threshold for the TSD. Among these three thermal thresholds, the gate-drive TSD threshold is set to the lowest value. Hence, the IC is basically protected by the TSD of the gate-drive MIC.

When a junction temperature of the gate-drive MIC increases to the gate-drive MIC TSD temperature, $\mathrm{T}_{\text {DHD }}$ or more, the DIAG pin becomes logic low and the PFM bit in the diagnostic register is set to " 1 ". In addition to this state, all the power MOSFETs turn off when $\mathrm{ESF}=1$.

When the junction temperature of the gate-drive MIC decreases to $\mathrm{T}_{\mathrm{DHD}}-\mathrm{T}_{\mathrm{DHYSD}}$ or less, the DIAG pin becomes logic high. But the state of the PMF bit in the diagnostic register remains unchanged until a reset operation occurs.


Figure 11-16. TSD Operational Waveforms of Gate-drive MIC (ESF $=1, \mathrm{PMF}=0)$

### 11.15.9. Undervoltage Lockout for Logic Supply

To prevent permanent damage due to an undervoltage condition in the logic power supply, the SX68200M series has the undervoltage lockout (UVLO) circuits for both of the high- and low-side power supplies.

As Figure 11-17 shows, when the voltage between the VBx and output ( $\mathrm{U}, \mathrm{V} 1$, or W 1 ) pins, $\mathrm{V}_{\mathrm{BS}}$, decreases to $\mathrm{V}_{\mathrm{BS}(\text { OFF })}$ or less, the high-side UVLO gets activated and all the power MOSFETs turn off. When $\mathrm{V}_{\mathrm{BS}}$ increases to $\mathrm{V}_{\mathrm{BS}(\mathrm{ON})}$ or more after that, the IC restarts to operate. During the high-side UVLO operation, the DIAG pin outputs no fault signals.

As Figure 11-18 shows, when the voltage between the

VCCx and COM pins, $\mathrm{V}_{\mathrm{CC}}$, decreases to $\mathrm{V}_{\mathrm{CC}(\mathrm{OFF})}$ or less, the low-side UVLO gets activated. During the low-side UVLO operation, the PMF bit in the diagnostic register is set to " 1 " and the DIAG pin becomes logic low. In addition to this condition, the IC turns off all the power MOSFETs when ESF $=1$. When $\mathrm{V}_{\mathrm{CC}}$ increases to $\mathrm{V}_{\mathrm{CC}(\mathrm{ON})}$ or more after that, the IC restarts to operate.


Figure 11-17. High-side UVLO Operational Waveforms


Figure 11-18. Low-side UVLO Operational Waveforms $(\mathrm{PMF}=0)$

### 11.15.10. Loss-of-Synchronization Protection

As described in Section 11.3, the IC estimates the motor speed as part of the closed-loop speed control system. The IC recognizes a loss-of-synchronization condition, in which a sensorless signal and a motor rotational frequency are asynchronous, when the estimated speed is lower than a lowest speed threshold, $\mathrm{f}_{\mathrm{LS}}$, or higher than a highest speed threshold, $\mathrm{f}_{\mathrm{HS}}$.

The LS[5:0] bits and HS[3:0] bits in the configuration register 6 (Config 6) are for setting the lowest and higher speed thresholds, $\mathrm{f}_{\mathrm{LS}}$ and $\mathrm{f}_{\mathrm{HS}}$, respectively.
The equation below defines the lowest speed threshold, $\mathrm{f}_{\mathrm{LS}}$ :

$$
\begin{equation*}
\mathrm{f}_{\mathrm{LS}}=\mathrm{n} \times 0.8 \mathrm{~Hz} \tag{14}
\end{equation*}
$$

Where n is a positive integer determined by the LS[5:0] bits. For example, when LS[5:0] $=[00$ 0000] (i.e., 0 in decimal) then $\mathrm{f}_{\mathrm{LS}}=0 \mathrm{~Hz}$. When $\mathrm{f}_{\mathrm{LS}}=0$, the lowest speed detection is disabled.

The equation below defines the highest speed threshold, $\mathrm{f}_{\mathrm{HS}}$ :

$$
\begin{equation*}
\mathrm{f}_{\mathrm{HS}}=\mathrm{n} \times 102.4 \mathrm{~Hz} \tag{15}
\end{equation*}
$$

Where n is a positive integer determined by the HS[3:0] bits. For example, when HS[3:0] $=$ [0101] (i.e., 5 in decimal) then $\mathrm{f}_{\mathrm{HS}}=512 \mathrm{~Hz}$.
After the LOS detection, the FF and LOS bits in the diagnostic register are set to " 1 ". When DIAG[4:0] $=0$ or 1 , the DIAG pin becomes logic low. In addition to this state, all the internal power MOSFETs are turned off (i.e., coast mode) when $\mathrm{ESF}=1$.

The RSC bit is the reset bit. When RSC $=0$, the IC holds the coast mode until a stop command is asserted by an external controller. When RSC $=1$, the IC increments a reset counter and starts the startup sequence. When the startup fails and an LOS condition reoccurs, the reset counter is incremented again. And the IC repeats the startup sequence. This operation continues until the reset counter reaches the upper limit number of restarts, determined by the $\operatorname{RSN}[1: 0]$ bits in the configuration register 2 (Config 2), or until a stop command is asserted. When the reset counter reaches the predetermined upper limit number of resets, the IC holds the coast mode until a stop command is asserted by one of the control inputs. When $\operatorname{RSN}[1: 0]=$ [11], the IC repeats the startup sequence indefinitely until terminated with a stop command asserted by the control inputs.
Figure 11-19 to Figure 11-21 illustrate operation sequences after LOS detection.


Figure 11-19. Restart by Command Input $(\mathrm{RSC}=0$, $\mathrm{ESF}=1, \operatorname{DIAG}[4: 0]=1$ )


Figure 11-20. Restart by Sustained LOS Operation $(\operatorname{RSC}=1$ or $0, \mathrm{ESF}=0, \operatorname{DIAG}[4: 0]=1)$


Figure 11-21. Restart by Auto-restart Sequence $(\mathrm{RSC}=1, \mathrm{ESF}=1, \operatorname{DIAG}[4: 0]=1)$

### 11.16. Serial Communications

The IC has access to the internal registers through the serial communications, which uses two bus lines, SCL and SDA. Through these data lines, data is exchanged between the microcontroller as a master device and the IC as a subordinate device. The SCL (input) clock is generated in the master device. The SCL and SDA lines have a hysteresis-based glitch suppression circuit to enhance their noise immunities. The control sequences of communications are consist of the several steps listed below:

## - Start Condition

A start condition is defined by a falling edge of the SDA line while the SCL line is high. The master device always initiates a start condition.

A start condition is permitted to occur at any time timing during a data transfer. The IC always responds the occurred start condition by resetting the data transfer
sequence with ignoring all data from any incomplete register write.

## - Address Cycle

An address cycle consists of the 7-bit register address, the R/W bit, and the acknowledge bit (see Figure 11-23) as follows:

## - Register Address: 7 Bits

The 7-bit address. The first 2 bits, A[6:5], must be set to 0 . The remaining 5 bits, $\mathrm{A}[4: 0]$, select the register address for the first register access. The address is transferred MSB first.

- R/W Bit: 1 Bit $(\operatorname{Read}=1$, Write $=0)$

The R/W bit defines the direction of data transfer. When $\mathrm{R} / \mathrm{W}=1$, the master device reads one or more bytes from the IC. When $\mathrm{R} / \mathrm{W}=0$, the master device writes one or more bytes to the IC. The register is updated only when two complete bytes are received.

## - Acknowledge Bit: 1 Bit

The master device uses an acknowledge bit to check if the subordinate is responding to the address and data.

## - Data Cycle

The 8-bit data following an acknowledge bit. A single register transfer requires 2 data cycles. The data is transferred MSB first.

## - Stop Condition

A stop condition is defined by a rising edge of the SCL line while the SDA line is high.
Except for when indicating a start/stop condition, the master device must hold the SDA line to be low or high while the master device clock is high. The SDA line can be changed only when the SCL line is low.

When performing a write, the master device releases the SDA line to receive the acknowledgement during the 9th clock cycle following each data byte. After 2-byte data is received, the data is transferred to the register in the IC.

When reading the data from the IC, the master device acknowledges the address in the same manner as the write sequence. While the IC transmits the data to the master device, the master device holds the SDA line release state. The data transmission of the first 8 bits are completed, the master device puts the SDA line to low before the 9th clock cycle so that the master device can acknowledge the data. When the IC detects that the SDA line is low during the 9 th clock cycle, the IC responds by transmitting the 2 nd data byte to the master device. Then, the data byte is transmitted in pairs to the master device until the master device puts the SDA line to low. When the IC detects that the SDA line becomes low, the IC stops the data transfer and waits for a stop condition signal.

At power-on, when the V3 pin voltage increases to the V3 Pin UVP Threshold Voltage, V3UV or more, the IC responds to the data transfer sequence. When the V3 pin voltage is less than $\mathrm{V}_{3 \mathrm{Uv}}$, the IC never respond to any request for the serial communications.

When writing to an arbitrary register, the IC ignores the first 6 bits, $\mathrm{D}[15: 10]$.

When a read from an arbitrary register takes place, the first 6 bits contain the critical fault flags (i.e., same as the higher 6 bits in the Register 30). The remaining 10 bits, $\mathrm{D}[9: 0]$, are the contents of the register address at
that moment (except for the Register 28 and 30). When a read from the Register 28 takes place, the 10 bits, NVC[9:0], which follow the critical fault flags are the contents of the EEPROM write cycle counter. When reading the Register 30, the 7 bits which follow the critical fault flags are fault flags, including TW, OT, LOS, PMF, HOC, OVM, UVM. The remaining 3 bits are 0 .
Figure 11-22 to Figure 11-27 are examples of the serial communications sequences.


Figure 11-22. Serial Communications Sequence


Figure 11-23. Single Word Read from Register


Figure 11-24. Single Word Write to Register


Figure 11-25. Multiple Reads from Register


Figure 11-26. Multiple Writes to Register


Figure 11-27. Write then Read Register

### 11.17. EEPROM

The IC integrates a non-volatile memory (EEPROM) which stores register data, thus enabling passwordprotected security.

### 11.17.1. Register Data Saving

The parameter settings are written to the EEPROM by setting the SAV bit in the Register 28 from " 1 " to " 0 ". The register settings are read from the EEPROM after a power-on reset.

All the register settings are read from/written to the EEPROM as a single operation. Writing to/reading from the values of only a single register is not permitted.

Writing (saving data) to the EEPROM requires the EEPROM Write Supply Voltage, VPp, to be applied to the VPP pin. For a stable voltage supply to the EEPROM, $V_{\text {PP }}$ stepped down by the internal linear regulator is applied to the EEPROM.

Before a save sequence proceeds, $\mathrm{V}_{\mathrm{PP}}$ must be applied within a specified period of time, $t_{\text {PRS }}$, and be continuously applied until the sequence completes. When no data save to the EEPROM is needed, the VPP pin may be left applied from $\mathrm{V}_{\mathrm{PP}}$, connected to the ground, or left open.

When the motor is still running at the time the save sequence proceeds, the IC turns off the power MOSFETs and enters the coast mode to stop the motor run. At this time, the IC ignores the inputs to the VSP pin and the motor control commands entered through the serial communications. Any changes occurred during the save sequence may or may not be written to the EEPROM. Reading from the Register 28 is the only recommended serial communications operation during the save sequence. The save sequence takes 700 ms (typ.) to complete.

When the save sequence completes successfully, the write count stored to the NVC[9:0] bits in the Register 28 is incremented and all the fault flag bits are cleared. An increment in the value of the NVC[9:0] bits indicates a successful save sequence completion; therefore, it is necessary to read the NVC value in the Register 28 before and after the save sequence.

The higher 6 bits in the Register 28 contain the critical fault flags. When the save sequence fails and a fault condition occurs, the FF bit is set to " 1 " to indicate a critical fault flag.

For data retention reliability, the guaranteed number of EEPROM writes should be set to less than 1000 times. When the EEPROM write cycle counter exceeds 1023, the EE bit in the diagnostic register (Register 30) is permanently set to " 1 ", indicating the EEPROM overwrite fault flag. The write cycle counter then resets the existing count and continues counting from 0 to 1023. Once the EE bit is set to " 1 ", the write cycle counter stops when reaching 1023. Note that the EE bit does not affect the states of the DIAG pin fault signal
output or the FF bit in the diagnostic register.

### 11.17.2. Locking by Password

To protect the EEPROM from an overwrite or read operation, enable the password setting with the PWD[9:0] bits in the configuration register 11 (Config 11). Setting the PWD[9:0] bits to an arbitrary number other than 0 protects the EEPROM from any unauthorized access. When the PWD[9:0] bits are initially passed, the IC is capable of reading the EEPROM contents via the serial communications and of saving the configuration register contents to the EEPROM.

When the $\operatorname{PWD}[9: 0]$ bits are set to 0 , the IC is put into a password-unlocked state and thus becomes capable of reading from/writing to the configuration register contents (i.e., unlocked mode). In the unlocked mode, the IC performs the motor speed control with both of the VSP pin voltage and the configuration register contents.
When the PWD[9:0] bits are set to an arbitrary number other than 0 (but within the specified range), the IC enters a password-locked state, i.e., locked mode, immediately after a power-on reset or a return from the low power consumption mode. In the locked mode, reading from the EEPROM via the serial communications results in the state that IC outputs random numbers, except for the Registers 28, 30, and the PN[3:0] bits in the Config 15. The IC also performs the motor speed control with the VSP pin voltage only, according to the parameter settings previously stored in the EEPROM. In this operation, the IC ignores any changes to the configuration register contents.

## - Locking Procedure

To enable the locked mode, follow the procedure below:

- Apply 15 V to the VCCx pin and 24 V to the VPP pin.
- Enter a password to the PWD[9:0] bits.
- Set the SAV bit from " 1 " to " 0 " in order to save the password to the EEPROM.
- Power off the VCCx and VPP pin voltages. The IC then operates in the locked mode.


## - Unlocking Procedure

To release the locked mode, follow the procedure below:

- Apply 15 V to the VCCx pin and 24 V to the VPP pin.
- Enter the password to the PWD[9:0] bits, and wait for 15 seconds to clear the password.
- Power off the VCCx and VPP pin voltages. The IC then operates in the unlocked mode.

Table 11-8. Protection Mode Definitions

| Function | Locked Mode | Unlocked Mode |
| :--- | :--- | :--- |
| Serial Write | Disabled $^{(1)}$ | Enabled |
| Serial Read | Random number $_{\text {output }^{(2)}}$ | Enabled |
| Password: <br> PWD[9:0] | Write only | Read/Write |
| ID Number: <br> PN[3:0] | Read only | Read/Write |
| Register 30 <br> (Diagnostic) | Read only | Read only |
| Register 29 <br> (EEPROM) | Read only | Read only |
| Speed Control | VSP | VSP/Serial <br> communications |

${ }^{(1)}$ Except for the PWD[9:0] bits.
${ }^{(2)}$ Except for the PN[3:0] bits in the Config 15, and the Registers 28, 30.

### 11.18. Register Overview

The order of serial data transfer is MSB first in units of 16 bits. The first 5 bits are assigned as register addresses. The IC employs the registers consisting of:

- 22 system configuration registers
- 1 EEPROM setting register
- 2 diagnostic registers
- 1 motor operation setting register

The registers are grouped by their functions, as amply described in Section 11.20:

## - System Configuration Registers

Config 0: PWM Frequency
Config 1: Basic Timing
Config 2: Detection Timing
Config 3: HOCP Detection Timing

- Startup Setting Registers

Config 4: Startup Hold
Config 5: Startup Timing

- Motor Control Setting Registers

Config 6: Rotation Limitation
Config 7: Current Limitation
Config 8: Speed Control Gains, $\mathrm{K}_{\mathrm{I}}$
Config 9: Current Control Gains, $\mathrm{K}_{\mathrm{CP}}$ and $\mathrm{K}_{\mathrm{CI}}$
Config 10: Phase Angle Control Gains, $\mathrm{K}_{\mathrm{TP}}$ and $\mathrm{K}_{\text {TI }}$
Config 11: EEPROM Security Password
Config 12: Motor Coil Inductance Multiplier
Config 13: Magnetic Field Control
Config 14: Dead Time Compensation

- Speed Setting Register

Config 15: Speed Limitation
Config 16: Speed Reference
Config 17: Minimum Reference Speed
Config 18: Maximum Speed Voltage
Config 19: Excitation Start Voltage
Config 20: Minimum Speed Voltage
Config 21: Low Power Consumption Mode Transition Voltage

- Internal Control Setting Registers

Register 28: EEPROM Control
Register 29: Diagnostic Register Fault Mask
Register 30: Diagnostic Register
Register 31: Run Register
11.19. Register Map

|  | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Config 0 | 0 | 0 | 0 | 0 | 0 | 0 | CR1 | CR0 | PR7 | PR6 | PR5 | PR4 | PR3 | PR2 | PR1 | PR0 |
| Config 1 | 0 | 0 | 0 | 0 | 0 | 0 | DT5 | DT4 | DT3 | DT2 | DT1 | DT0 | OHT3 | OHT2 | OHT1 | OHT0 |
| Config 2 | 0 | 0 | 0 | 0 | 0 | 0 | CMS1 | CMS0 | RSN1 | RSN0 | OCF1 | OCF0 | CD3 | CD2 | CD1 | CD0 |
| Config 3 | 0 | 0 | 0 | 0 | 0 | 0 | MO3 | MO2 | MO1 | MO0 | BCG2 | BCG1 | BCG0 | IWM1 | IWM0 | IHO |
| Config 4 | 0 | 0 | 0 | 0 | 0 | 0 | HT5 | HT4 | HT3 | HT2 | HT1 | HT0 | HD3 | HD2 | HD1 | HD0 |
| Config 5 | 0 | 0 | 0 | 0 | 0 | 0 | STS4 | STS3 | STS2 | STS1 | STS0 | STD4 | STD3 | STD2 | STD1 | STD0 |
| Config 6 | 0 | 0 | 0 | 0 | 0 | 0 | LS5 | LS4 | LS3 | LS2 | LS1 | LS0 | HS3 | HS2 | HS1 | HS0 |
| Config 7 | 0 | 0 | 0 | 0 | 0 | 0 | IM4 | IM3 | IM2 | IM1 | IM0 | IO4 | IO3 | IO2 | IO1 | IO0 |
| Config 8 | 0 | 0 | 0 | 0 | 0 | 0 | UVS | HR3 | HR2 | HR1 | HR0 | FGS | SI3 | SI2 | SI1 | SI0 |
| Config 9 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | CP3 | CP2 | CP1 | CP0 | ETR | CI3 | CI2 | CI1 | CI0 |
| Config 10 | 0 | 0 | 0 | 0 | 0 | 0 | - | TP3 | TP2 | TP1 | TP0 | - | TI3 | TI2 | TI1 | TI0 |
| Config 11 | 0 | 0 | 0 | 0 | 0 | 0 | PWD9 | PWD8 | PWD7 | PWD6 | PWD5 | PWD4 | PWD3 | PWD2 | PWD1 | PWD0 |
| Config 12 | 0 | 0 | 0 | 0 | 0 | 0 | LW9 | LW8 | LW7 | LW6 | LW5 | LW4 | LW3 | LW2 | LW1 | LW0 |
| Config 13 | 0 | 0 | 0 | 0 | 0 | 0 | XWM1 | XWM0 | LHT1 | LHT0 | FW5 | FW4 | FW3 | FW2 | FW1 | FW0 |
| Config 14 | 0 | 0 | 0 | 0 | 0 | 0 | DTC | - | DG3 | DG2 | DG1 | DG0 | DM3 | DM2 | DM1 | DM0 |
| Config 15 | 0 | 0 | 0 | 0 | 0 | 0 | SCS | - | PN3 | PN2 | PN1 | PN0 | SU3 | SU2 | SU1 | SU0 |
| Config 16 | 0 | 0 | 0 | 0 | 0 | 0 | $\begin{gathered} \hline \text { SR9 } \\ \text { SRH9 } \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { SR8 } \\ \text { SRH8 } \end{array}$ | $\begin{array}{\|c\|} \hline \text { SR7 } \\ \text { SRH7 } \end{array}$ | $\begin{gathered} \text { SR6 } \\ \text { SRH6 } \end{gathered}$ | $\begin{gathered} \text { SR5 } \\ \text { SRH5 } \end{gathered}$ | $\begin{gathered} \hline \text { SR4 } \\ \text { SRH4 } \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { SR3 } \\ \text { SRH3 } \end{array}$ | $\begin{gathered} \text { SR2 } \\ \text { SRH2 } \end{gathered}$ | $\begin{gathered} \text { SR1 } \\ \text { SRH1 } \end{gathered}$ | $\begin{array}{\|c} \hline \text { SR0 } \\ \text { SRH0 } \end{array}$ |
| Config 17 | 0 | 0 | 0 | 0 | 0 | 0 | SRL9 | SRL8 | SRL7 | SRL6 | SRL5 | SRL4 | SRL3 | SRL2 | SRL1 | SRL0 |
| Config 18 | 0 | 0 | 0 | 0 | 0 | 0 | VX9 | VX8 | VX7 | VX6 | VX5 | VX4 | VX3 | VX2 | VX1 | VX0 |
| Config 19 | 0 | 0 | 0 | 0 | 0 | 0 | VS9 | VS8 | VS7 | VS6 | VS5 | VS4 | VS3 | VS2 | VS1 | VS0 |
| Config 20 | 0 | 0 | 0 | 0 | 0 | 0 | VN9 | VN8 | VN7 | VN6 | VN5 | VN4 | VN3 | VN2 | VN1 | VN0 |
| Config 21 | 0 | 0 | 0 | 0 | 0 | 0 | VC9 | VC8 | VC7 | VC6 | VC5 | VC4 | VC3 | VC2 | $\mathrm{VC1}$ | VC0 |
| Register 28 Write EEPROM Control | 0 | 0 | 0 | 0 | 0 | 0 | SAV | - | - | - | - | - | - | - | - | - |
| Register 28 Read EEPROM Count | 0 | 0 | 0 | 0 | 0 | 0 | NVC9 | NVC8 | NVC7 | NVC6 | NVC5 | NVC4 | NVC3 | NVC2 | NVC1 | NVC0 |
| Register 29 Fault Mask | 0 | 0 | 0 | 0 | 0 | 0 | TW | OT | LOS | PMF | HOC | OVM | UVM | - | - | - |
| Register 30 Write | 0 | 0 | 0 | 0 | 0 | 0 | - | - | - | - | - | DIAG4 | DIAG3 | DIAG2 | - | - |
| Register 30 Read Diagnostic | FF | POR | ME | WD | OC | EE | TW | OT | LOS | PMF | HOC | OVM | UVM | - | - | - |
| $\begin{array}{\|l\|} \hline \text { Register } 31 \\ \text { Run } \end{array}$ | 0 | 0 | 0 | 0 | 0 | 0 | DIAG1 | DIAG0 | RDG | PMR | STM | ESF | RSC | BRK | DIR | RUN |
| Register Read | FF | POR | ME | WD | OC | EE |  |  |  |  |  |  |  |  |  |  |

### 11.20. Configuration Registers

This section describes the register contents. The checkmark in the Ref. column indicates the row that contains the reference register values (i.e., the parameters that the GUI initially displays) tabulated in Section 5.

### 11.20.1. System Configuration Registers

|  | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Config 0 | 0 | 0 | 0 | 0 | 0 | 0 | CR1 | CR0 | PR7 | PR6 | PR5 | PR4 | PR3 | PR2 | PR1 | PR0 |
| Config 1 | 0 | 0 | 0 | 0 | 0 | 0 | DT5 | DT4 | DT3 | DT2 | DT1 | DT0 | OHT3 | OHT2 | OHT1 | OHT0 |

## Config 0: PWM Frequency

## CR[1:0]

The CR[1:0] bits are for setting the maximum input range of the current-sensing operational amplifiers. For more details, see Section 11.13.

| CR1 | CR0 | Maximum Input Range | Ref. |
| :---: | :---: | :---: | :---: |
| 0 | 0 | -500 mV to 500 mV | $\checkmark$ |
| 0 | 1 | -250 mV to 250 mV |  |
| 1 | 0 | -125 mV to 125 mV |  |
| 1 | 1 | -62.5 mV to 62.5 mV |  |

## PR[7:0]

The PR[7:0] bits are for setting a PWM period, $\mathrm{T}_{\mathrm{PR}}$, used for the PWM current control for motor control system. For more details on the PWM control, see Section 11.9 .

The equation below defines $\mathrm{T}_{\mathrm{PR}}$, which should range from $30.5 \mu \mathrm{~s}$ to $132.5 \mu \mathrm{~s}$ :

$$
\begin{equation*}
\mathrm{T}_{\mathrm{PR}}(\mu \mathrm{~s})=30.5+(\mathrm{n} \times 0.4) . \tag{16}
\end{equation*}
$$

Where n is a positive integer determined by the $\operatorname{PR}[7: 0]$ bits. For example, when PR[7:0] $=[01000111]$, $\mathrm{T}_{\mathrm{PR}}=58.9 \mu \mathrm{~s}$.

## Config 1: Basic Timing

## DT[5:0]

The DT[5:0] bits are for setting a dead time, t tead. Be sure to set the tdEAD so that it falls within the recommended operating range (i.e., $\geq 1.5 \mu \mathrm{~s}$ ).

The equation below defines $\mathrm{t}_{\text {DEAD }}$, which should range from 100 ns to $3.15 \mu \mathrm{~s}$ in increments of 50 ns :

$$
\begin{equation*}
\mathrm{t}_{\mathrm{DEAD}}=\mathrm{n} \times 50 \mathrm{~ns} \tag{17}
\end{equation*}
$$

Where n is a positive integer determined by the DT[5:0] bits. A minimal value of tDEAD is 100 ns . For example, when DT[5:0] $=\left[\begin{array}{ll}01110\end{array}\right]$, t $_{\text {DEAD }}=1.5 \mu \mathrm{~s}$.

## OHT[3:0]

The OHT[3:0] bits are for setting a hold time of the hard overcurrent protection, $\mathrm{t}_{\mathrm{HO}}$. For more details on the HOCP function, see Section 11.15.7.

The equation below defines $t_{\text {нос }}$, which should range from 100 ms to 1.6 s in increments of 100 ms :

$$
\begin{equation*}
\mathrm{t}_{\mathrm{HOC}}=(1+\mathrm{n}) \times 100 \mathrm{~ms} \tag{18}
\end{equation*}
$$

Where n is a positive integer determined by the OHT[3:0] bits. For example, when OHT[3:0] = [1001], $\mathrm{t}_{\mathrm{HoC}}=1.0 \mathrm{~s}$.

|  | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Config2 | 0 | 0 | 0 | 0 | 0 | 0 | CMS1 | CMS0 | RSN1 | RSN0 | OCF1 | OCF0 | CD3 | CD2 | CD1 | CD0 |

## Config 2: Detection Timing

## CMS[1:0]

Select the PWM switching mode to be enabled by setting the CMS[1:0] bits as defined below. For more details on the PWM switching modes, see Section 11.11.

| CMS1 | CMS0 | PWM Switching Mode | Ref. |
| :---: | :---: | :--- | :---: |
| 0 | 0 | 2-phase PWM switching |  |
| 0 | 1 | 3-phase PWM switching |  |
| 1 | 0 | Prohibited |  |
| 1 | 1 | Automatically shifts between <br> 2-/3-phase PWM switching <br> modes | -Shifts from 3-phase to 2- <br> phase PWM switching at a <br> modulation index of $\geq 50 \%$ <br> -Shifts from 2-phase to 3- <br> phase PWM switching at a <br> modulation index of <25\% |

## RSN[1:0]

Select the number of restarts allowed after a startup failure by setting the RSN[1:0] bits as defined below.

| RSN1 | RSN0 | Number of Restarts Allowed | Ref. |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 5 times |  |
| 0 | 1 | 10 times | $\checkmark$ |
| 1 | 0 | 20 times |  |
| 1 | 1 | Infinite |  |

## OCF[1:0]

Select an HOCP filtering time, tocF, by setting the OCF[1:0] bits as defined below. For more details on the HOCP function, see Section 11.15.7.

| OCF1 | OCF0 | Filtering Time, t ${ }_{\text {OCF }}$ | Ref. |
| :---: | :---: | :---: | :---: |
| 0 | 0 | $2.0 \mu \mathrm{~s}$ |  |
| 0 | 1 | $1.5 \mu \mathrm{~s}$ |  |
| 1 | 0 | $1.0 \mu \mathrm{~s}$ | $\checkmark$ |
| 1 | 1 | $0.5 \mu \mathrm{~s}$ |  |

## CD[3:0]

The $\mathrm{CD}[3: 0]$ bits are for setting a current detection delay time, $\mathrm{t}_{\mathrm{CD}}$, which starts later than the midpoint of a predetermined PWM period. For more details, see Section 11.13. The equation below defines $t_{\mathrm{CD}}$, which should range from $0 \mu \mathrm{~s}$ to $3 \mu \mathrm{~s}$ :

$$
\begin{equation*}
\mathrm{t}_{\mathrm{CD}}=\mathrm{n} \times 200 \mathrm{~ns} . \tag{19}
\end{equation*}
$$

Where n is a positive integer determined by the $\mathrm{CD}[3: 0]$ bits. For example, when $\mathrm{CD}[3: 0]=$ [0011], $\mathrm{t}_{\mathrm{CD}}=0.6 \mu \mathrm{~s}$.

|  | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Config 3 | 0 | 0 | 0 | 0 | 0 | 0 | MO 3 | MO 2 | MO 1 | MO 0 | BCG 2 | BCG 1 | BCG 0 | IWM1 | IWM0 | IHO |

## Config 3: HOCP Detection Timing

## MO[3:0]

The MO[3:0] bits are for setting a minimum on-time, $t_{\text {MO }}$, for current detection. The equation below defines $\mathrm{t}_{\mathrm{MO}}$, which should range from $0 \mu \mathrm{~s}$ to $6 \mu \mathrm{~s}$ :

$$
\begin{equation*}
\mathrm{t}_{\mathrm{MO}}=\mathrm{n} \times 400 \mathrm{~ns} . \tag{20}
\end{equation*}
$$

Where n is a positive integer determined by the MO[3:0] bits. For example, when MO[3:0] = [0101], $\mathrm{t}_{\mathrm{MO}}=2.0 \mu \mathrm{~s}$.

## BCG[2:0]

Select a charging time of bootstrap capacitor, $\mathrm{t}_{\mathrm{BCG}}$, by setting the BCG[2:0] bits as defined below. For more details, see Section 11.12.

| BCG2 | BCG1 | BCG0 | Charging Time, t BCG | Ref. |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | No bootstrap <br> charging |  |
| 0 | 0 | 1 | 1 ms |  |
| 0 | 1 | 0 | 2 ms |  |
| 0 | 1 | 1 | 5 ms |  |
| 1 | 0 | 0 | 10 ms | $\checkmark$ |
| 1 | 0 | 1 | 20 ms |  |
| 1 | 1 | 0 | 50 ms |  |
| 1 | 1 | 1 | 100 ms |  |

## IWM[1:0]

Select a windmill braking current, $\mathrm{I}_{\mathrm{Wm}}$, by setting the IWM[1:0] bits as defined below. $\mathrm{I}_{\mathrm{MX}}$ represents a maximum operating current.

| IWM1 | IWM0 | Windmill Braking Current, <br> $\mathrm{I}_{\mathrm{WM}}$ | Ref. |
| :---: | :---: | :---: | :---: |
| 0 | 0 | $25 \% \mathrm{I}_{\mathrm{MX}}$ | $\checkmark$ |
| 0 | 1 | $50 \% \mathrm{I}_{\mathrm{MX}}$ |  |
| 1 | 0 | $75 \% \mathrm{I}_{\mathrm{MX}}$ |  |
| 1 | 1 | $100 \% \mathrm{I}_{\mathrm{MX}}$ |  |

## IHO

The IHO bit is for setting an HOCP threshold current, $\mathrm{I}_{\text {Hoc. }}$. Select either $150 \%$ or $200 \%$ of the maximum current detection range, $\mathrm{I}_{\mathrm{FS}}$, by setting the IHO bit as defined below.

| IHO | HOCP Threshold Current | Ref. |
| :---: | :---: | :---: |
| 0 | $150 \% \mathrm{I}_{\mathrm{FS}}$ | $\checkmark$ |
| 1 | $200 \% \mathrm{I}_{\mathrm{FS}}$ |  |

### 11.20.2. Startup Setting Registers

|  | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Config 4 | 0 | 0 | 0 | 0 | 0 | 0 | HT5 | HT4 | HT3 | HT2 | HT1 | HT0 | HD3 | HD2 | HD1 | HD0 |
| Config 5 | 0 | 0 | 0 | 0 | 0 | 0 | STS4 | STS3 | STS2 | STS1 | STS0 | STD4 | STD3 | STD2 | STD1 | STD0 |

## Config 4: Startup Hold

## HT[5:0]

The HT [5:0] bits are for setting a startup hold time, $t_{\text {HoLD }}$. The following equations define $t_{\text {HOLD }}$ according to a PWM period, $\mathrm{T}_{\mathrm{PR}}$, determined by the $\operatorname{PR}[7: 0]$ bits.

- When $\mathrm{T}_{\mathrm{PR}}=\mathbf{1 2 5 . 3} \boldsymbol{\mu}$ s to $\mathbf{1 3 2 . 5} \boldsymbol{\mu} \mathrm{S}$ :

$$
\begin{equation*}
\mathrm{t}_{\mathrm{HOLD}}=\mathrm{T}_{\mathrm{PR}} \times \mathrm{n} \times 400 \mathrm{~ms} . \tag{21}
\end{equation*}
$$

- When $\mathrm{T}_{\mathrm{PR}}=\mathbf{6 2 . 5} \boldsymbol{\mu}$ s to $\mathbf{1 2 4 . 9} \boldsymbol{\mu}$ s:

$$
\begin{equation*}
\mathrm{t}_{\mathrm{HOLD}}=\mathrm{T}_{\mathrm{PR}} \times \mathrm{n} \times 800 \mathrm{~ms} . \tag{22}
\end{equation*}
$$

- When $\mathrm{T}_{\mathrm{PR}}=\mathbf{4 1 . 7} \boldsymbol{\mu \mathrm { s }}$ to $\mathbf{6 2 . 1} \boldsymbol{\mu \mathrm { s }}$ :

$$
\begin{equation*}
\mathrm{t}_{\mathrm{HOLD}}=\mathrm{T}_{\mathrm{PR}} \times \mathrm{n} \times 1200 \mathrm{~ms} \tag{23}
\end{equation*}
$$

- When $\mathrm{T}_{\mathrm{PR}}=\mathbf{3 0 . 5} \boldsymbol{\mu \mathrm { s }}$ to $\mathbf{4 1 . 3} \boldsymbol{\mu \mathrm { s }}$ :

$$
\begin{equation*}
\mathrm{t}_{\mathrm{HOLD}}=\mathrm{T}_{\mathrm{PR}} \times \mathrm{n} \times 1600 \mathrm{~ms} \tag{24}
\end{equation*}
$$

Where n is a positive integer determined by the HT[5:0] bits. For example, when $\operatorname{PR}[7: 0]=[01000111]$ and HT[5:0] $=[000101], \mathrm{T}_{\mathrm{PR}}=58.9 \mu \mathrm{~s}$ as calculated by Equation (16). Thus, $t_{\text {HOLD }}=353.4 \mathrm{~ms}$ based on Equation (22).

## HD[3:0]

The HD[3:0] bits are for setting the duty cycle of a startup hold current, $\mathrm{D}_{\text {Hold. }}$ The equation below defines $\mathrm{D}_{\text {HoLD }}$ with the maximum current detection range, $\mathrm{I}_{\mathrm{FS}}$. $\mathrm{D}_{\text {HoLD }}$ should range from $0 \%$ to $22.89 \%$.

$$
\begin{equation*}
\mathrm{D}_{\text {HOLD }}=\mathrm{n} \times 1.525 \% \tag{25}
\end{equation*}
$$

Where n is a positive integer determined by the $\mathrm{HD}[3: 0]$ bits. For example, when $\mathrm{HD}[3: 0]=$ [0100], $\mathrm{D}_{\text {HOLD }}=6.1 \%$.

## Config 5: Startup Timing

## STS[4:0]

The STS[4:0] bits are for setting a driving frequency at startup, $\mathrm{f}_{\mathrm{ST}}$. The equation below defines $\mathrm{f}_{\mathrm{ST}}$, which should range from 0 Hz to 49.6 Hz :

$$
\begin{equation*}
\mathrm{f}_{\mathrm{ST}}=\mathrm{n} \times 1.6 \mathrm{~Hz} \tag{26}
\end{equation*}
$$

Where n is a positive integer determined by the STS[4:0] bits. For example, when STS[4:0] = [0 1000], $\mathrm{f}_{\mathrm{ST}}=12.8 \mathrm{~Hz}$.

## STD[4:0]

The STD[4:0] bits are for setting parameters for the two startup modes: a duty cycle at startup, $\mathrm{D}_{\mathrm{ST}}$, for the DC alignment start mode; a driving current, $\mathrm{I}_{\text {RAMP }}$, for the ramp-up start mode.

The equation below defines $\mathrm{D}_{\text {ST }}$, which should range from $0 \%$ to $48.44 \%$ :

$$
\begin{equation*}
\mathrm{D}_{\mathrm{ST}}=\mathrm{n} \times 1.5625 \% \tag{27}
\end{equation*}
$$

Where n is a positive integer determined by the $\operatorname{STD}[4: 0]$ bits. For example, when $\operatorname{STD}[4: 0]=[00100]$, $\mathrm{D}_{\mathrm{ST}}=6.3 \%$.

The equation below defines $\mathrm{I}_{\text {RAMP }}$, which should range from $0 \% \mathrm{I}_{\mathrm{FS}}$ to $48.44 \% \mathrm{I}_{\mathrm{FS}}$ :

$$
\begin{equation*}
\mathrm{I}_{\mathrm{RAMP}}=\mathrm{n} \times 1.5625 \% \times \mathrm{I}_{\mathrm{FS}} \tag{28}
\end{equation*}
$$

Where n is a positive integer determined by the $\operatorname{STD}[4: 0]$ bits. For example, when $\operatorname{STD}[4: 0]=\left[\begin{array}{ll}0 & 0100\end{array}\right]$, $\mathrm{I}_{\text {RAMP }}=6.3 \% \mathrm{I}_{\mathrm{FS}}$.

### 11.20.3. Motor Control Setting Registers

|  | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Config 6 | 0 | 0 | 0 | 0 | 0 | 0 | LS5 | LS4 | LS3 | LS2 | LS1 | LS0 | HS3 | HS2 | HS1 | HS0 |
| Config 7 | 0 | 0 | 0 | 0 | 0 | 0 | IM4 | IM3 | IM2 | IM1 | IM0 | IO4 | IO3 | IO 2 | IO1 | IO0 |

## Config 6: Rotation Limitation

Section 11.15.10 explains the loss-of-synchronization protection in detail.

## LS[5:0]

The LS[5:0] bits are for setting a lowest speed threshold, $\mathrm{f}_{\mathrm{LS}}$. The equation below defines $\mathrm{f}_{\mathrm{LS}}$, which should range from 0 Hz to 50.4 Hz . When $\mathrm{f}_{\mathrm{LS}}=0$, the lowest speed detection is disabled.

$$
\begin{equation*}
\mathrm{f}_{\mathrm{LS}}=\mathrm{n} \times 0.8 \mathrm{~Hz} \tag{29}
\end{equation*}
$$

Where n is a positive integer determined by the LS[5:0] bits. For example, when $\operatorname{LS}[5: 0]=[000000]$, $\mathrm{f}_{\mathrm{LS}}=0 \mathrm{~Hz}$.

## HS[3:0]

The HS[3:0] bits are for setting a highest speed threshold, $\mathrm{f}_{\mathrm{HS}}$. The equation below defines $\mathrm{f}_{\mathrm{HS}}$, which should range from 0 Hz to 1536 Hz . When $\mathrm{f}_{\mathrm{HS}}=0$, the highest speed detection is disabled.

$$
\begin{equation*}
\mathrm{f}_{\mathrm{HS}}=\mathrm{n} \times 102.4 \mathrm{~Hz} \tag{30}
\end{equation*}
$$

Where n is a positive integer determined by the $\operatorname{HS}[3: 0]$ bits. For example, when $\operatorname{HS}[3: 0]=$ [0101], $\mathrm{f}_{\mathrm{HS}}=512 \mathrm{~Hz}$.

## Config 7: Current Limitation

## IM[4:0]

The IM[4:0] bits are for setting a maximum operating current, $\mathrm{I}_{\mathrm{MX}}$. For more details, see Section 11.13.

The equation below defines $\mathrm{I}_{\mathrm{MX}}$ with the maximum current detection range, $\mathrm{I}_{\mathrm{FS}} . \mathrm{I}_{\mathrm{MX}}$ should range from $38 \%$ $\mathrm{I}_{\mathrm{FS}}$ to $100 \% \mathrm{I}_{\mathrm{FS}}$.

$$
\begin{equation*}
\mathrm{I}_{\mathrm{MX}}=[38+(\mathrm{n} \times 2)](\%) \times \mathrm{I}_{\mathrm{FS}} . \tag{31}
\end{equation*}
$$

Where n is a positive integer determined by the $\operatorname{IM}[4: 0]$ bits. For example, when $\operatorname{IM}[4: 0]=\left[\begin{array}{ll}0 & 0110\end{array}\right]$, $\mathrm{I}_{\mathrm{MX}}=50 \% \mathrm{IFS}$.

## IO[4:0]

The IO[4:0] bits are for setting an SOCP threshold current, $\mathrm{I}_{\text {LIM }}$. When $\mathrm{IO}[4: 0]=0$, the SOCP function is disabled. For more details, see Section 11.15.6.
The equation below defines $\mathrm{I}_{\text {LIM }}$ with the maximum current detection range, $\mathrm{I}_{\mathrm{FS}}$. $\mathrm{I}_{\mathrm{LIM}}$ should range from $38 \% \mathrm{I}_{\mathrm{FS}}$ to $100 \% \mathrm{I}_{\mathrm{FS}}$.

$$
\begin{equation*}
\mathrm{I}_{\mathrm{LIM}}=[38+(\mathrm{n} \times 2)](\%) \times \mathrm{I}_{\mathrm{FS}} . \tag{32}
\end{equation*}
$$

Where n is a positive integer determined by the $\mathrm{IO}[4: 0]$ bits. For example, when $\mathrm{IO}[4: 0]=\left[\begin{array}{ll}1 & 0101\end{array}\right]$, $\mathrm{I}_{\mathrm{LIM}}=80 \% \mathrm{I}_{\mathrm{FS}}$.

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Config 8 | 0 | 0 | 0 | 0 | 0 | 0 | UVS | HR3 | HR2 | HR1 | HR0 | FGS | SI3 | SI2 | SI1 | SI0 |

## Config 8: Speed Control Gains, $\mathbf{K}_{\mathbf{I}}$

## UVS

The UVS bit is for setting a motor undervoltage threshold, $\mathrm{V}_{\mathrm{UM}}$ (i.e., the VM pin threshold voltage used for detecting a voltage drop in $\mathrm{V}_{\mathrm{DC}}$; see Section 11.15.4). Select either a 0.3 V or 0.6 V threshold voltage by setting the UVS bit as defined below.

| UVS | VM Pin UVP Threshold Voltage | Ref. |
| :---: | :---: | :---: |
| 0 | 0.3 V | $\checkmark 4$ |
| 1 | 0.6 V |  |

## HR[3:0]

The HR[3:0] bits are for setting a ramp-up time of the hold current, $\mathrm{t}_{\text {HRMP }}$.

The equation below defines $\mathrm{t}_{\text {HRMP }}$, which should range from $0 \%$ thold to $93.75 \%$ thold :

$$
\begin{equation*}
\mathrm{t}_{\text {HRMP }}=(\mathrm{n} \times 6.25)(\%) \times \mathrm{t}_{\text {HOLD }} . \tag{33}
\end{equation*}
$$

Where n is a positive integer determined by the HR[3:0] bits. For example, when $\operatorname{HR}[3: 0]=$ [1000], $\mathrm{t}_{\text {HRMP }}=50 \% \mathrm{t}_{\text {HOLD }}$.

## FGS

The FGS bit is for setting an output pulse frequency of the FG pin. Select either a $\times 1$ or $\times 3$ motor electrical cycle frequency by setting the FGS bit as defined below.

| FGS | FG Pin Output Pulse Frequency | Ref. |
| :---: | :---: | :---: |
| 0 | Motor electrical cycle frequency: $\times 1$ | $\checkmark$ |
| 1 | Motor electrical cycle frequency: $\times 3$ |  |

## SI[3:0]

The SI[3:0] bits are for setting a constant of the integral gain constant, $\mathrm{K}_{\mathrm{I}}$, used for the speed control. The equation below defines $\mathrm{K}_{\mathrm{I}}$, which should range from $1 / 128 \mathrm{~K}_{\mathrm{NSI}}$ to $256 \mathrm{~K}_{\mathrm{NSI}}$ :

$$
\begin{equation*}
\mathrm{K}_{\mathrm{I}}=2^{(\mathrm{n}-7)} \times \mathrm{K}_{\mathrm{NSI}} . \tag{34}
\end{equation*}
$$

Where n is a positive integer determined by the SI[3:0] bits, and $K_{\text {NSI }}$ is a fixed integral gain of the speed control.
For example, when $\mathrm{SI}[3: 0]=[0110], \mathrm{K}_{\mathrm{SI}}=0.5 \mathrm{~K}_{\mathrm{NSI}}$.

|  | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Config 9 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | CP 3 | CP 2 | CP 1 | CP 0 | ETR | CI 3 | CI 2 | CI 1 | CI 0 |
| Config 10 | 0 | 0 | 0 | 0 | 0 | 0 | - | TP 3 | TP 2 | TP 1 | TP 0 | - | TI 3 | TI 2 | TI 1 | TI 0 |

## Config 9: Current Control Gains, $\mathrm{K}_{\mathrm{cP}}$ and $\mathrm{K}_{\mathrm{c}}$

## CP[3:0]

The $\mathrm{CP}[3: 0]$ bits are for setting a constant of the proportional gain, $\mathrm{K}_{\mathrm{CP}}$, used for the current control. The equation below defines $\mathrm{K}_{\mathrm{CP}}$, which should range from $1 / 128 \mathrm{~K}_{\mathrm{NCP}}$ to $256 \mathrm{~K}_{\mathrm{NCP}}$ :

$$
\begin{equation*}
K_{C P}=2^{(n-7)} \times K_{N C P} . \tag{35}
\end{equation*}
$$

Where n is a positive integer determined by the CP[3:0] bits, and $\mathrm{K}_{\mathrm{NSI}}$ is a fixed proportional gain of the current control.

For example, when $\mathrm{CP}[3: 0]=[0110], \mathrm{K}_{\mathrm{CP}}=0.5 \mathrm{~K}_{\mathrm{NCP}}$.

## ETR

The ETR bit is for setting a ramp-up current for motor restart.

| ETR | Ramp-up Current Setting | Ref. |
| :---: | :--- | :---: |
| 0 | Restart with fixed ramp-up current | $\checkmark$ |
| 1 | Restart with spread ramp-up current |  |

## CI[3:0]

The CI[3:0] bits are for setting a constant of the integral gain, $\mathrm{K}_{\mathrm{CI}}$, used for the current control. The equation below defines $\mathrm{K}_{\mathrm{CI}}$, which should range from $1 / 128 \mathrm{~K}_{\mathrm{NCI}}$ to $256 \mathrm{~K}_{\mathrm{NCI}}$ :

$$
\begin{equation*}
\mathrm{K}_{\mathrm{CI}}=2^{(\mathrm{n}-7)} \times \mathrm{K}_{\mathrm{NCI}} . \tag{36}
\end{equation*}
$$

Where n is a positive integer determined by the CI[3:0] bits, and $\mathrm{K}_{\mathrm{NCI}}$ is a fixed integral gain of the current control.

For example, when $\mathrm{CI}[3: 0]=[0110], \mathrm{K}_{\mathrm{CI}}=0.5 \mathrm{~K}_{\mathrm{NCI}}$.

## Config 10: Phase Angle Control Gains, $\mathbf{K T P}_{\text {tr }}$ and $\mathbf{K}_{\text {ti }}$

## TP[3:0]

The TP[3:0] bits are for setting a constant of the proportional gain, $\mathrm{K}_{\mathrm{TP}}$, used for phase angle control. The equation below defines $\mathrm{K}_{\mathrm{TP}}$, which should range from $1 / 128$ KNTP to $256 \mathrm{~K}_{\text {NTP: }}$

$$
\begin{equation*}
\mathrm{K}_{\mathrm{TP}}=2^{(\mathrm{n}-7)} \times \mathrm{K}_{\mathrm{NTP}} \tag{37}
\end{equation*}
$$

Where n is a positive integer determined by the TP[3:0] bits, and $K_{N T P}$ is a fixed proportional gain of the sensorless control.
For example, when TP[3:0] $=[0110], \mathrm{K}_{\mathrm{TP}}=0.5 \mathrm{~K}_{\mathrm{NTP}}$.

## TI[3:0]

The TI[3:0] bits are for setting a constant of the integral gain, $\mathrm{K}_{\mathrm{TI}}$, used for phase angle control. The equation below defines $\mathrm{K}_{\mathrm{TI}}$, which should range from $1 / 128 \mathrm{~K}_{\mathrm{NTI}}$ to $256 \mathrm{~K}_{\mathrm{NTI}}$ :

$$
\begin{equation*}
\mathrm{K}_{\mathrm{TI}}=2^{(\mathrm{n}-7)} \times \mathrm{K}_{\mathrm{NTI}} \tag{38}
\end{equation*}
$$

Where n is a positive integer determined by the TI[3:0] bits, and $\mathrm{K}_{\mathrm{NTI}}$ is an integral gain of the sensorless control.
For example, when $\mathrm{TI}[3: 0]=[0110], \mathrm{K}_{\mathrm{TI}}=0.5 \mathrm{~K}_{\mathrm{NTI}}$.

|  | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Config 11 | 0 | 0 | 0 | 0 | 0 | 0 | PWD9 | PWD8 | PWD7 | PWD6 | PWD5 | PWD4 | PWD3 | PWD2 | PWD1 | PWD0 |
| Config 12 | 0 | 0 | 0 | 0 | 0 | 0 | LW9 | LW8 | LW7 | LW6 | LW5 | LW4 | LW3 | LW2 | LW1 | LW0 |

## Config 11: EEPROM Security Password

## PWD[9:0]

The PWD[9:0] bits are for setting a password for controlling access to the EEPROM. The setting range is from 0 to 1023. For more details, see Section 11.17.2.

## Config 12: Motor Coil Inductance Multiplier

## LW[9:0]

The LW[9:0] bits are for setting an inductance of the motor winding, $\mathrm{L}_{\text {wм. }}$. The equation below defines $\mathrm{L}_{\text {wм }}$, which should range from $0 \mathrm{~L}_{\mathrm{U}}$ to $1023 \mathrm{~L}_{\mathrm{U}}$ :

$$
\begin{equation*}
\mathrm{L}_{\mathrm{WM}}=\mathrm{n} \times \mathrm{L}_{\mathrm{U}} . \tag{39}
\end{equation*}
$$

Where n is a positive integer determined by the $\mathrm{LW}[9: 0]$ bits, and $\mathrm{L}_{\mathrm{U}}$ is a factor of the inductance.
For example, when LW[9:0] $=\left[\begin{array}{lll}00 & 1100 & 1000\end{array}\right]$, $\mathrm{L}_{\mathrm{wm}}=200 \mathrm{~L}_{\mathrm{U}}$.

|  | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Config 13 | 0 | 0 | 0 | 0 | 0 | 0 | XWM1 | XWM0 | LHT1 | LHT0 | FW5 | FW4 | FW3 | FW2 | FW1 | FW0 |
| Config 14 | 0 | 0 | 0 | 0 | 0 | 0 | DTC | - | DG3 | DG2 | DG1 | DG0 | DM3 | DM2 | DM1 | DM0 |

## Config 13: Magnetic Field Control

## XWM[1:0]

Select a minimum threshold of the windmill braking current by setting the XWM[1:0] bits as defined below. $\mathrm{I}_{\mathrm{MX}}$ represents a maximum operating current. When the braking current falls below this minimum threshold, the IC considers motor operations to be stopped (see Section 11.5).

| XWM1 | XWM0 | Minimum Braking Current <br> Threshold | Ref. |
| :---: | :---: | :---: | :---: |
| 0 | 0 | $6.25 \% \mathrm{I}_{\mathrm{MX}}$ | $\checkmark$ |
| 0 | 1 | $12.50 \% \mathrm{I}_{\mathrm{MX}}$ |  |
| 1 | 0 | $18.75 \% \mathrm{I}_{\mathrm{MX}}$ |  |
| 1 | 1 | $25.00 \% \mathrm{I}_{\mathrm{MX}}$ |  |

## LHT[1:0]

The LHT[1:0] bits are for setting a hold time after an LOS (loss of synchronization) fault occurs.

| LHT1 | LHT0 | LOS Fault Hold Time | Ref. |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 800 ms | $\checkmark$ |
| 0 | 1 | 400 ms |  |
| 1 | 0 | 200 ms |  |
| 1 | 1 | 100 ms |  |

## FW[5:0]

The FW[5:0] bits are for setting a field weakening current, $\mathrm{I}_{\mathrm{FW}}$. When $\mathrm{I}_{\mathrm{FW}}<0$, the motor operates in field enhancement mode; when $\mathrm{I}_{\mathrm{FW}}>0$, the motor operates in field weakening mode.

The equation below defines $\mathrm{I}_{\mathrm{Fw}}$ with the maximum current detection range, $\mathrm{I}_{\mathrm{FS}}$. $\mathrm{I}_{\mathrm{FW}}$ should range from $-26 \%$ $\mathrm{I}_{\mathrm{FS}}$ to $100 \% \mathrm{I}_{\mathrm{FS}}$.

$$
\begin{equation*}
\mathrm{I}_{\mathrm{FW}}=(\mathrm{n}-13) \times 2(\%) \times \mathrm{I}_{\mathrm{FS}} . \tag{40}
\end{equation*}
$$

Where n is a positive integer determined by the FW[5:0] bits.

For example, when FW[5:0] $=\left[\begin{array}{ll}00 & 1101\end{array}\right]$, $\mathrm{I}_{\mathrm{FW}}=0 \% \mathrm{I}_{\mathrm{FS}}$.

## Config 14: Dead Time Compensation

## DTC

The DTC bit enables or disables the dead time compensation.

| DTC | Dead Time Compensation | Ref. |
| :---: | :---: | :---: |
| 0 | Disabled | $\checkmark$ |
| 1 | Enabled |  |

## VMC

The VMC bit enables or disables the compensation of the VM pin voltage.

| VMC | VM Pin Voltage Compensation | Ref. |
| :---: | :---: | :---: |
| 0 | Disabled |  |
| 1 | Enabled | $\checkmark$ |

## DG[3:0]

The DG[3:0] bits are for setting a dead time compensation gain, $\mathrm{K}_{\mathrm{DT}}$. The equation below defines $\mathrm{K}_{\mathrm{DTC}}$, which should range from 0 to 15 :

$$
\begin{equation*}
\mathrm{K}_{\mathrm{DTC}}=\mathrm{n} . \tag{41}
\end{equation*}
$$

Where n is a positive integer determined by the DG[3:0] bits.

## DM[3:0]

The DM [3:0] bits are for setting a compensation ratio of the maximum dead time, $\mathrm{t}_{\mathrm{DCM}}$ (\%).The equation below defines $t_{\text {DCM }}$ with the dead time, $t_{\text {DEAD }} t_{\text {DCM }}$ should range from $0 \%$ to $93.75 \%$.

$$
\begin{equation*}
\mathrm{t}_{\mathrm{DCM}}=\mathrm{n} \times 6.25(\%) \mathrm{t}_{\mathrm{DEAD}} . \tag{42}
\end{equation*}
$$

Where n is a positive integer determined by the DM[3:0] bits.

### 11.20.4. Speed Setting Registers

For the motor speed setting, see Section 11.7.

|  | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Config 15 | 0 | 0 | 0 | 0 | 0 | 0 | SCS | - | PN3 | PN2 | PN1 | PN0 | SU3 | SU2 | SU1 | SU0 |
| Config 16 | 0 | 0 | 0 | 0 | 0 | 0 | $\begin{gathered} \hline \text { SR9 } \\ \text { SRH9 } \end{gathered}$ | $\begin{gathered} \hline \text { SR8 } \\ \text { SRH8 } \end{gathered}$ | $\begin{gathered} \hline \text { SR7 } \\ \text { SRH7 } \end{gathered}$ | $\begin{gathered} \hline \text { SR6 } \\ \text { SRH6 } \end{gathered}$ | $\begin{gathered} \hline \text { SR5 } \\ \text { SRH5 } \end{gathered}$ | $\begin{gathered} \hline \text { SR4 } \\ \text { SRH4 } \end{gathered}$ | $\begin{gathered} \hline \text { SR3 } \\ \text { SRH3 } \end{gathered}$ | $\begin{gathered} \hline \text { SR2 } \\ \text { SRH2 } \end{gathered}$ | $\begin{gathered} \hline \text { SR1 } \\ \text { SRH1 } \end{gathered}$ | $\begin{gathered} \hline \text { SR0 } \\ \text { SRH0 } \end{gathered}$ |

## Config 15: Speed Limitation

## SCS

Select the speed control mode to be enabled by setting the SCS bit as defined below.

| SCS | Speed Control Mode | Ref. |
| :---: | :--- | :---: |
| 0 | Controlled by externally input <br> voltage on the VSP pin <br> (external mode) |  |
| 1 | Controlled by internal register <br> settings | $\checkmark$ |

## PN[3:0]

The PN[3:0] bits constitute a user-assigned variable used as an identification number or a revision number. The setting range is from 0 to 15 .

## SU[3:0]

The $S U[3: 0]$ bits are for setting a multiplier, $f_{U}$, of the reference speed, $\mathrm{f}_{\text {REF }}$. The equation below defines $\mathrm{f}_{\mathrm{U}}$, which should range from 0 Hz to 1.6 Hz .

$$
\begin{equation*}
\mathrm{f}_{\mathrm{U}}=(1+\mathrm{n}) \times 0.1(\mathrm{~Hz}) \tag{43}
\end{equation*}
$$

Where n is a positive integer determined by the SU [3:0] bits. For example, when [3:0] = [1001], $\mathrm{f}_{\mathrm{U}}=1.0 \mathrm{~Hz}$.

## Config 16: Speed Reference

## SR[9:0]

## SRH[9:0]

## - $\mathbf{S C S}=1$

When $\operatorname{SCS}=1$, the motor reference speed, $\mathrm{f}_{\text {REF }}$, is set by the parameters directly input via the serial communications. In this option, the IC ignores the VSP pin input voltage and only uses the value in the $\operatorname{SR}$ [9:0] bits.

Hence, the $\operatorname{SR}[9: 0]$ bits are for setting $\mathrm{f}_{\text {REF }}$. The equation below defines $\mathrm{f}_{\text {REF }}$, which should range from 0 $\mathrm{f}_{\mathrm{U}}$ to $1023 \mathrm{f}_{\mathrm{U}}$ :

$$
\begin{equation*}
\mathrm{f}_{\mathrm{REF}}=\mathrm{n} \times \mathrm{f}_{\mathrm{U}}(\mathrm{~Hz}) \tag{44}
\end{equation*}
$$

Where n is a positive integer determined by the $\operatorname{SR}[9: 0]$ bits, and $f_{U}$ is a multiplier of the speed range. For example, when $\operatorname{SR}[9: 0]=\left[\begin{array}{lll}00 & 0001 & 1110\end{array}\right]$, $\mathrm{fREF}=30 \mathrm{f}_{\mathrm{U}}$.

The equation below calculates an actual motor speed, from the excitation frequency, $\mathrm{f}_{\text {REF }}$, and the number of magnetic pole pairs in the motor, $\mathrm{N}_{\mathrm{PP}}$ :

$$
\begin{equation*}
\mathrm{S}=\frac{\left(\mathrm{f}_{\mathrm{REF}} \times 60\right)}{\mathrm{N}_{\mathrm{PP}}} \tag{45}
\end{equation*}
$$

When $\mathrm{f}_{\text {REF }}=30 \mathrm{f}_{\mathrm{U}}, \mathrm{N}_{\mathrm{PP}}=4$, and $\mathrm{f}_{\mathrm{U}}=1.0 \mathrm{~Hz}$, for instance, we will find the actual motor speed as follows:

$$
S=\left(\frac{30 \times 1.0 \times 60}{4}\right)=450 \mathrm{rpm}
$$

## - $\operatorname{SCS}=0$

When SCS $=0$, the IC uses the parameters in the SRH[9:0] bits to control the motor speed, not the SR[9:0] bits. In the external mode, the SRH[9:0] bits determine the maximum reference speed, $\mathrm{f}_{\mathrm{RH}}$, corresponding to the VSP pin input.

|  | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Config 17 | 0 | 0 | 0 | 0 | 0 | 0 | SRL9 | SRL8 | SRL7 | SRL6 | SRL5 | SRL4 | SRL3 | SRL2 | SRL1 | SRL0 |

## Config 17: Minimum Reference Speed

## SRL[9:0]

The SRL[9:0] bits are for setting the minimum reference speed, $\mathrm{f}_{\mathrm{RL}}$, which corresponds to the VSP pin input voltage. The equation below defines $\mathrm{f}_{\mathrm{RL}}$ :

$$
\begin{equation*}
\mathrm{f}_{\mathrm{RL}}=\mathrm{n} \times \mathrm{f}_{\mathrm{U}} . \tag{46}
\end{equation*}
$$

Where n is a positive integer determined by the SRL[9:0] bits, and $f_{U}$ is a multiplier of the speed range. For example, when $\operatorname{SRL}[9: 0]=\left[\begin{array}{lll}00 & 0000 & 0000\end{array}\right]$, $\mathrm{f}_{\mathrm{RL}}=0 \mathrm{f}_{\mathrm{U}}$.

The equation below calculates an actual minimum motor speed, from the minimum reference speed, $\mathrm{f}_{\mathrm{RL}}$, and the number of magnetic pole pairs in the motor, $\mathrm{N}_{\mathrm{PP}}$ :

$$
\begin{equation*}
\mathrm{S}_{\mathrm{MIN}}=\frac{\left(\mathrm{f}_{\mathrm{RL}} \times 60\right)}{\mathrm{N}_{\mathrm{PP}}} \tag{47}
\end{equation*}
$$

When $f_{\mathrm{RL}}=0 \mathrm{f}_{\mathrm{U}}, \mathrm{NPP}=4, \mathrm{f}_{\mathrm{U}}=1.0 \mathrm{~Hz}$, for instance, we will find the actual minimum motor speed as follows:

$$
\mathrm{S}_{\mathrm{MIN}}=\left(\frac{0 \times 1.0 \times 60}{4}\right)=0 \mathrm{rpm} .
$$

|  | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Config 18 | 0 | 0 | 0 | 0 | 0 | 0 | VX9 | VX8 | VX7 | VX6 | VX5 | VX4 | VX3 | VX2 | VX1 | VX0 |
| Config 19 | 0 | 0 | 0 | 0 | 0 | 0 | VS9 | VS8 | VS7 | VS6 | VS5 | VS4 | VS3 | VS2 | VS1 | VS0 |
| Config 20 | 0 | 0 | 0 | 0 | 0 | 0 | VN9 | VN8 | VN7 | VN6 | VN5 | VN4 | VN3 | VN2 | VN1 | VN0 |
| Config 21 | 0 | 0 | 0 | 0 | 0 | 0 | VC9 | VC8 | VC7 | VC6 | VC5 | VC4 | VC3 | VC2 | $\mathrm{VC1}$ | VC0 |

## Config 18: Maximum Speed Voltage

## VX[9:0]

The VX[9:0] bits are for setting the VSP pin voltage at which the motor reaches its maximum speed, $\mathrm{V}_{\text {SMx }}$. The equation below defines $\mathrm{V}_{\text {SMX }}$, which should range from 0 V to 5.88 V .

$$
\begin{equation*}
V_{S M X}=\frac{n}{174}(V) \tag{48}
\end{equation*}
$$

Where n is a positive integer determined by the VX[9:0] bits. For example, when VX[9:0] $=$ [11 0110 0110 ] at power-on reset, $\mathrm{V}_{\text {SMX }}=5.000 \mathrm{~V}$.

## Config 19: Excitation Start Voltage

## VS[9:0]

The VS[9:0] bits are for setting the VSP pin voltage at which the motor starts excitation, $\mathrm{V}_{\text {SST }}$. The equation below defines $\mathrm{V}_{\mathrm{SST}}$, which should range from 0 V to 5.88 V .

$$
\begin{equation*}
\mathrm{V}_{\mathrm{SST}}=\frac{\mathrm{n}}{174}(\mathrm{~V}) . \tag{49}
\end{equation*}
$$

Where n is a positive integer determined by the VS[9:0] bits. For example, when VS[9:0] $=$ [01 1011 0011 ] at power-on reset, $\mathrm{V}_{\text {SST }}=2.500 \mathrm{~V}$.

## Config 20: Minimum Speed Voltage

## VN[9:0]

The VN[9:0] bits are for setting the VSP pin voltage at which the motor reaches its minimum speed, $\mathrm{V}_{\text {SMN }}$. The equation below defines $\mathrm{V}_{\mathrm{SMN}}$, which should range from 0 V to 5.88 V .

$$
\begin{equation*}
\mathrm{V}_{\mathrm{SMN}}=\frac{\mathrm{n}}{174}(\mathrm{~V}) \tag{50}
\end{equation*}
$$

Where n is a positive integer determined by the VN[9:0] bits. For example, when VN[9:0] $=[010101$ 1100] at power-on reset, $\mathrm{V}_{\text {SMN }}=2.000 \mathrm{~V}$.

## Config 21: Low Power Consumption Mode Transition Voltage

## VC[9:0]

The VC[9:0] bits are for setting the VSP pin voltage at which the IC enters the low power consumption mode, $\mathrm{V}_{\text {SSN }}$. The equation below defines $\mathrm{V}_{\text {SSN }}$, which should range from 0 V to 5.88 V .

$$
\begin{equation*}
\mathrm{V}_{\mathrm{SSN}}=\frac{\mathrm{n}}{174}(\mathrm{~V}) \tag{51}
\end{equation*}
$$

Where n is a positive integer determined by the VC[9:0] bits. For example, when VC[9:0] $=[001010$ $1110]$ at power-on reset, $\mathrm{V}_{\text {SSN }}=1.000 \mathrm{~V}$.

### 11.20.5. Internal Control Setting Registers

|  | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Register 28 Write <br> EEPROM Control | 0 | 0 | 0 | 0 | 0 | 0 | SAV | - | - | - | - | - | - | - | - | - |
| Register 28 Read <br> EEPROM Count | 0 | 0 | 0 | 0 | 0 | 0 | NVC9 | NVC8 | NVC7 | NVC6 | NVC5 | NVC4 | NVC3 | NVC2 | NVC1 | NVC0 |
| Register 29 <br> Fault Mask | 0 | 0 | 0 | 0 | 0 | 0 | TW | OT | LOS | PMF | HOC | OVM | UVM | - | - | - |

## Register 28: EEPROM Control

Section 11.17 provides further information.

## - Write

## SAV

When the SAV bit is changed from " 1 " to " 0 " in the case where the motor stops and the IC is in the unlocked mode, the following parameters are written to the EEPROM:

- Config 0 to Config 21
- Register 29 (Diagnostic Register Fault Mask)
- Register 31 (Run Register)

After the writing completes, the values of the NVC[9:0] bits are incremented by 1 .

- Read


## NVC[9:0]

The NVC[9:0] bits operate as EEPROM write counter outputs. After the writing to the EEPROM completes, the values of the NVC[9:0] bits are incremented by 1. When the number of write count exceeds 1023 times, the EE bit in the diagnostic register is permanently set to " 1 ".

## Register 29: Diagnostic Register Fault Mask

To disable each diagnostic function, set the corresponding bit to " 1 ".

| Bit Name | Fault Description |
| :---: | :--- |
| TW | Thermal warning |
| OT | Thermal shutdown |
| LOS | Loss of synchronization |
| PMF | Power module fault |
| HOC | Hard Overcurrent |
| OVM | VM pin overvoltage |
| UVM | VM pin undervoltage |


|  | Fault Mask Setting for Diagnostic <br> Register | Ref. |
| :---: | :--- | :---: |
| 0 | Diagnostic function enabled | $\checkmark$ |
| 1 | Diagnostic function disabled |  |


|  | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Register 30 Write | 0 | 0 | 0 | 0 | 0 | 0 | - | - | - | - | - | DIAG4 | DIAG3 | DIAG2 | - | - |
| Register 30 Read Diagnostic | FF | POR | ME | WD | OC | EE | TW | OT | LOS | PMF | HOC | OVM | UVM | - | - | - |

## Register 30: Diagnostic Register

## - Write

Select which fault signals the DIAG pin will output by setting the DIAG[4:0] bits in Register 30 and Register 31. When a fault status is detected, the DIAG pin becomes logic low.

The table below lists the DIAG[4:0] bits settings.

| DIAG[4:0] | DIAG Pin Fault Signal to Be Output | Ref. |
| :---: | :---: | :---: |
| 0 | General fault flag (FF) | $\checkmark$ |
| 1 | Loss of synchronization (LOS) |  |
| 2 | Temperature output of control MIC |  |
| 3 | Clock |  |
| 4 | PWMDIR* |  |
| 5 | SHTRIG* |  |
| 6 | ADDONE* |  |
| 7 | CLFLK_SYN* |  |
| 8 | CLFLK_ASYN* |  |
| 9 | PWM output (HIN1) |  |
| 10 | PWM output (LIN1) |  |
| 11 | PWM output (HIN2) |  |
| 12 | PWM output (LIN2) |  |
| 13 | PWM output (HIN3) |  |
| 14 | PWM output (LIN3) |  |
| 15 | Watchdog timeout |  |
| 16 | Watchdog active |  |
| 17 | Power module fault (PMF) |  |
| 18 | Power module fault (PMF) reset |  |
| 19 | Hard overcurrent (HOC) |  |
| 20 | q -axis current |  |
| 21 | - |  |
| 22 | - |  |
| 23 | - |  |
| 24 to 31 | Reserved |  |

* Not used in motor designing.


## - Read

When a fault status is detected, the corresponding bit is set to " 1 ". Section 11.14.2 explains the diagnostic register in detail; Section 11.15 provides detailed descriptions on the protections.

| Bit Name | Fault Description |
| :---: | :--- |
| FF | General fault flag |
| POR | V3 pin undervoltage (power-on reset) |
| ME | Memory error |
| WD | Watchdog timeout |
| OC | Soft overcurrent |
| EE | EEPROM overwrite limit |
| TW | Thermal warning for control MIC |
| OT | Thermal shutdown for control MIC |
| LOS | Loss of synchronization |
| PMF | Power module fault (thermal shutdown for <br> gate-drive MIC, low-side UVLO) |
| HOC | Hard overcurrent |
| OVM | VM pin overvoltage |
| UVM | VM pin undervoltage |


|  | Fault Detection |
| :---: | :--- |
| 0 | No fault detected |
| 1 | Fault detected |


|  | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Register 31 <br> Run | 0 | 0 | 0 | 0 | 0 | 0 | DIAG1 | DIAG0 | RDG | PMR | STM | ESF | RSC | BRK | DIR | RUN |

## Register 31: Run Register

For the DIAG[1:0] bits, see the Register 30 definition table.

RDG
The RDG bit determines whether to clear the DIAG pin status that the GUI displays. When RDG $=0$, the controls related to the restart operations are disabled.

| RDG | GUI Display Setting | Ref. |
| :---: | :--- | :---: |
| 0 | The fault status displayed on the <br> GUI is cleared. |  |
| 1 | The fault status displayed on the <br> GUI is not cleared (latched). | $\checkmark$ |

## PMR

The PMR bit selects whether to put the gate-drive MIC into a standby state, in accordance with the reset operation by the RESETn pin.

| PMR | Power Module Reset Selection | Ref. |
| :---: | :--- | :---: |
| 0 | The gate-drive MIC enters a standby <br> state, according to the RESETn <br> input signal. | $\checkmark$ |
| 1 | The gate-drive MIC does not enter a <br> standby state. |  |

## STM

The STM bit selects the startup mode.

| STM | Startup Mode | Ref. |
| :---: | :--- | :---: |
| 0 | Ramp-up start mode | $\checkmark$ |
| 1 | DC alignment start mode |  |

## ESF

The ESF bit selects the protective operation to be performed at fault detection (see Section 11.14.3).

| ESF | Protective Operation | Ref. |
| :---: | :--- | :---: |
| 0 | The motor keeps driving; the <br> corresponding fault flag in the <br> diagnostic register is set. |  |
| 1 | All the power MOSFETs turn off; <br> the corresponding fault flag in the <br> diagnostic register is set. | $\checkmark$ |

## RSC

The RSC bit selects whether to restart motor operations when a loss-of-synchronization (LOS) condition is detected (see Section 11.15.10).

| RSC | Motor Restart Selection | Ref. |
| :---: | :--- | :---: |
| 0 | No restart (The motor stops with <br> coasting upon LOS detection.) | $\checkmark$ |
| 1 | Restart allowed (The motor restarts <br> upon LOS, SOCP, or HOCP <br> detection when RSC = 1, RUN = 1, <br> and BRK $=0$. . |  |

## BRK

The BRK bit controls braking operation. The braking operation is enabled only when RUN $=1$. When RUN $=1$ and $\operatorname{BRK}=1$, all the low-side power MOSFETs turn on to produce electrodynamic braking. Note that the BRK bit does not affect the braking operation in the startup sequence.

| BRK | Braking Control | Ref. |
| :---: | :--- | :---: |
| 0 | Normal operation (brake off) | $\checkmark$ |
| 1 | Braking operation (brake on) |  |

## DIR

The DIR bit is for setting the direction of motor rotation.

| DIR Bit | DIR Pin | Motor <br> Direction | DIR Bit <br> Ref. |
| :---: | :---: | :---: | :---: |
| 0 | L | Forward |  |
| 0 | H | Reverse |  |
| 1 | L | Reverse | $\checkmark$ |
| 1 | H | Forward | $\checkmark$ |

## RUN

The RUN bit controls the start/stop operations of the motor.

| RUN | Motor Start/Stop | Ref. |
| :---: | :--- | :---: |
| 0 | Excitation stops | $\checkmark$ |
| 1 | Motor run starts |  |


|  | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Register Read | FF | POR | ME | WD | OC | EE |  |  |  |  |  |  |  |  |  |  |

## Register Read

The higher 6 bits contained in all the registers are fault flags, which always indicate critical faults. The remaining 10 bits read the individual settings of the corresponding register. The table below provides the definitions of the higher 6 bits.

| Bit Name | Fault Description |
| :---: | :--- |
| FF | General fault flag |
| POR | V3 pin undervoltage <br> (power-on reset) |
| ME | Memory error |
| WD | Watchdog timeout |
| OC | Soft overcurrent |
| EE | EEPROM overwrite limit |

## 12. Design Notes

### 12.1. Notes on the Sequences for Turning On/Off the IC

The following must be taken into account in the sequences for turning on and off the IC.

## - Turning on

In startup operations (incl. a restart), the following pins must be held at logic low until the V3 pin voltage is established: DIR, RESETn, SDA, and SCL. This lowlevel setting of the pins must also be applied to a restart from abnormalities in power supply, such as an instantaneous power failure. In particular, when applying external voltages on these pins, be sure to set the pins to logic low until the V3 pin voltage is established.

## - Turning off

To turn off the IC, decrease the VSP pin voltage first, and then stop the motor operation.

### 12.2. PCB Pattern Layout

Figure 12-1 shows a schematic diagram of a motor drive circuit. The circuit consists of current paths having high frequencies and high voltages, which also bring about negative influences on IC operation, noise interference, and power dissipation. Therefore, PCB trace layouts and component placements play an important role in circuit designing.

Current loops, which have high frequencies and high voltages, should be as small and wide as possible, in order to maintain a low-impedance state. In addition, ground traces should be as wide and short as possible so that radiated EMI levels can be reduced.


Figure 12-1. High-frequency, High-voltage Current Paths

### 12.3. Considerations in IC Characteristics Measurement

When measuring the leakage current of the output transistors (power MOSFETs) incorporated in the IC, note that all of the output (U, V1, W1), LSx, and COM pins must be appropriately connected. Otherwise, the output transistors may result in permanent damage. Also note that the gate and source of each output transistor should have the same potential during the leakage current measurement. Moreover, care should be taken during the measurement because each output transistor is connected as follows:

- All the high-side drains are internally connected to the VBB pin.
- In the U-phase, the high-side source and the low-side drain are internally connected to the U pin. (In the Vand W-phases, the high- and low-side transistors are unconnected inside the IC.)
- The high-side gates are internally pulled down to the output pins.
- The low-side gates are internally pulled down to the COM pin.

The following are circuit diagrams representing typical measurement circuits for leakage current: Figure 12-2 shows the high-side transistor $\left(\mathrm{Q}_{1 \mathrm{H}}\right)$ in the U-phase; Figure 12-3 shows the low-side transistor $\left(\mathrm{Q}_{1 \mathrm{~L}}\right)$ in the U phase. And all the pins that are not represented in these figures are open. When measuring the high-side transistors, leave all the pins not be measured open. When measuring the low-side transistors, connect the LSx pin to be measured to the COM pin, then leave other unused pins open.


Figure 12-2. Typical Measurement Circuit for Highside Transistor ( $\mathrm{Q}_{1 \mathrm{H}}$ ) in U-phase


Figure 12-3. Typical Measurement Circuit for Lowside Transistor ( $\mathrm{Q}_{1 \mathrm{~L}}$ ) in U-phase

## 13. Calculating Power Losses and Estimating Junction Temperature

This section describes the procedures to calculate power losses in output transistors (power MOSFETs), and to estimate a junction temperature. Note that the descriptions listed here are applicable to the IC, which is controlled by a 3-phase sine-wave PWM driving strategy. For quick and easy references, we offer calculation support tools online. Please visit our website to find out more.

- DT0050: SX68200M Series Calculation Tool http://www.semicon.sanken-ele.co.jp/en/calctool/mosfet caltool en.html

Total power loss in a power MOSFET can be obtained by taking the sum of the following losses: steady-state loss, $\mathrm{P}_{\mathrm{RON}}$; switching loss, $\mathrm{P}_{\mathrm{Sw}}$; the steadystate loss of a body diode, $\mathrm{P}_{\mathrm{SD}}$. In the calculation procedure we offer, the recovery loss of a body diode, $\mathrm{P}_{\mathrm{RR}}$, is considered negligibly small compared with the ratios of other losses.

The following subsections contain the mathematical procedures to calculate these losses ( $\mathrm{P}_{\mathrm{RON}}, \mathrm{P}_{\mathrm{SW}}$, and $\mathrm{P}_{\mathrm{SD}}$ ) and the junction temperature of all power MOSFETs operating.

### 13.1. Power MOSFET Steady-state Loss, Pron

Steady-state loss in a power MOSFET can be computed by using the $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ vs. $\mathrm{I}_{\mathrm{D}}$ curves, listed in Section 14.3.1. As expressed by the curves in Figure $13-1$, a linear approximation at a range the $\mathrm{I}_{\mathrm{D}}$ is actually used is obtained by: $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}=\alpha \times \mathrm{I}_{\mathrm{D}}+\beta$.


Figure 13-1. Linear Approximate Equation of $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ vs. $I_{D}$

The values gained by the above calculation are then applied as parameters in Equation (52), below. Hence, the equation to obtain the power MOSFET steady-state loss, $\mathrm{P}_{\text {ron }}$, is:

$$
\begin{align*}
\mathrm{P}_{\mathrm{RON}}= & \frac{1}{2 \pi} \int_{0}^{\pi} \mathrm{I}_{\mathrm{D}}(\varphi)^{2} \times \mathrm{R}_{\mathrm{DS}(\mathrm{ON})}(\varphi) \times \mathrm{DT} \times \mathrm{d} \varphi \\
= & 2 \sqrt{2} \alpha\left(\frac{1}{3 \pi}+\frac{3}{32} \mathrm{M} \times \cos \theta\right) \mathrm{I}_{\mathrm{M}}{ }^{3} \\
& +2 \beta\left(\frac{1}{8}+\frac{1}{3 \pi} \mathrm{M} \times \cos \theta\right) \mathrm{I}_{\mathrm{M}}{ }^{2} \tag{52}
\end{align*}
$$

Where:
$\mathrm{I}_{\mathrm{D}}$ is the drain current of the power MOSFET (A),
$\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ is the drain-to-source on-resistance of the power MOSFET ( $\Omega$ ),
DT is the duty cycle, which is given by

$$
\mathrm{DT}=\frac{1+\mathrm{M} \times \sin (\varphi+\theta)}{2}
$$

M is the modulation index ( 0 to 1 ), $\cos \theta$ is the motor power factor ( 0 to 1 ), $\mathrm{I}_{\mathrm{M}}$ is the effective motor current (A),
$\alpha$ is the slope of the linear approximation in the $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ vs. $I_{D}$ curve, and
$\beta$ is the intercept of the linear approximation in the $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ vs. I $\mathrm{I}_{\mathrm{D}}$ curve.

### 13.2. Power MOSFET Switching Loss, Psw

Switching loss in a power MOSFET can be calculated by Equation (53) or (54), letting $\mathrm{I}_{\mathrm{M}}$ be the effective current value of the motor:

- SX68201M

$$
\begin{equation*}
P_{S W}=\frac{\sqrt{2}}{\pi} \times f_{C} \times \alpha_{E} \times I_{M} \times \frac{V_{D C}}{150} . \tag{53}
\end{equation*}
$$

## - SX68203M / SX68204M / SX68205M

$$
\begin{equation*}
\mathrm{P}_{\mathrm{SW}}=\frac{\sqrt{2}}{\pi} \times \mathrm{f}_{\mathrm{C}} \times \alpha_{\mathrm{E}} \times \mathrm{I}_{\mathrm{M}} \times \frac{\mathrm{V}_{\mathrm{DC}}}{300} \tag{54}
\end{equation*}
$$

Where:
$\mathrm{f}_{\mathrm{C}}$ is the PWM carrier frequency $(\mathrm{Hz})$,
$\mathrm{V}_{\mathrm{DC}}$ is the main power supply voltage (V), i.e., the VBB pin input voltage, and
$\alpha_{\mathrm{E}}$ is the slope on the switching loss curve (see Section 14.3.1.2).

### 13.3. Body Diode Steady-state Loss, Psd

Steady-state loss in the body diode of a power MOSFET can be computed by using the $\mathrm{V}_{\text {SD }}$ vs. I $\mathrm{I}_{\text {SD }}$ curves, listed in Section 14.3.1. As expressed by the curves in Figure 13-2, a linear approximation at a range the $I_{S D}$ is actually used is obtained by: $V_{S D}=\alpha \times I_{S D}+\beta$.


Figure 13-2. Linear Approximate Equation of $\mathrm{V}_{\mathrm{SD}}$ vs. ISD

The values gained by the above calculation are then applied as parameters in Equation (55), below. Hence, the equation to obtain the body diode steady-state loss, $P_{\text {SD }}$, is:

$$
\begin{align*}
\mathrm{P}_{\mathrm{SD}}= & \frac{1}{2 \pi} \int_{0}^{\pi} \mathrm{V}_{\mathrm{SD}}(\varphi) \times \mathrm{I}_{\mathrm{SD}}(\varphi) \times(1-\mathrm{DT}) \times \mathrm{d} \varphi \\
=\frac{1}{2} \alpha\left(\frac{1}{2}-\frac{4}{3 \pi} \mathrm{M}\right. & \times \cos \theta) \mathrm{I}_{\mathrm{M}}^{2} \\
& \quad+\frac{\sqrt{2}}{\pi} \beta\left(\frac{1}{2}-\frac{\pi}{8} \mathrm{M} \times \cos \theta\right) \mathrm{I}_{\mathrm{M}} \tag{55}
\end{align*}
$$

Where:
$\mathrm{V}_{\mathrm{SD}}$ is the source-to-drain diode forward voltage of the power MOSFET (V),
$I_{\text {SD }}$ is the source-to-drain diode forward current of the power MOSFET (A),
DT is the duty cycle, which is given by

$$
\mathrm{DT}=\frac{1+\mathrm{M} \times \sin (\varphi+\theta)}{2}
$$

M is the modulation index ( 0 to 1 ),
$\cos \theta$ is the motor power factor ( 0 to 1 ),
$\mathrm{I}_{\mathrm{M}}$ is the effective motor current (A),
$\alpha$ is the slope of the linear approximation in the $\mathrm{V}_{\mathrm{SD}}$ vs. I ${ }_{\text {SD }}$ curve, and
$\beta$ is the intercept of the linear approximation in the $V_{S D}$ vs. ISD curve.

### 13.4. Estimating Junction Temperature of Power MOSFET

The junction temperature of all power MOSFETs operating, $\mathrm{T}_{\mathrm{J}}$, can be estimated with Equation (56):

$$
\begin{equation*}
\mathrm{T}_{\mathrm{J}}=\mathrm{R}_{\mathrm{J}-\mathrm{C}} \times\left\{\left(\mathrm{P}_{\mathrm{RON}}+\mathrm{P}_{\mathrm{SW}}+\mathrm{P}_{\mathrm{SD}}\right) \times 6\right\}+\mathrm{T}_{\mathrm{C}} . \tag{56}
\end{equation*}
$$

Where:
$\mathrm{R}_{\mathrm{J}-\mathrm{C}}$ is the junction-to-case thermal resistance $\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ of all the power MOSFETs operating, and
$\mathrm{T}_{\mathrm{C}}$ is the case temperature $\left({ }^{\circ} \mathrm{C}\right)$, measured at the point defined in Figure 3-3.

## SX68200M Series

## 14. Performance Curves

### 14.1. Transient Thermal Resistance Curves

The following graphs represent transient thermal resistance (the ratios of transient thermal resistance), with steadystate thermal resistance $=1$.


Figure 14-1. Transient Thermal Resistance: SX68201M


Figure 14-2. Transient Thermal Resistance: SX68203M


Figure 14-3. Transient Thermal Resistance: SX68204M


Figure 14-4. Transient Thermal Resistance: SX68205M

## SX68200M Series

### 14.2. Allowable Effective Current Curves

The following curves represent allowable effective currents in 3-phase sine-wave PWM driving with parameters such as typical $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ and typical switching losses.

### 14.2.1. SX68201M

Operating conditions: VBB pin input voltage, $\mathrm{V}_{\mathrm{DC}}=150 \mathrm{~V}$; VCCx pin input voltage, $\mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}$; modulation index, $\mathrm{M}=0.9$; motor power factor, $\cos \theta=0.8$; junction temperature, $\mathrm{T}_{\mathrm{J}}=150^{\circ} \mathrm{C}$.


Figure 14-5. Allowable Effective Current ( $\mathrm{f}_{\mathrm{C}}=16 \mathrm{kHz}$ )

### 14.2.2. SX68203M

Operating conditions: VBB pin input voltage, $\mathrm{V}_{\mathrm{DC}}=300 \mathrm{~V}$; VCCx pin input voltage, $\mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}$; modulation index, $\mathrm{M}=0.9$; motor power factor, $\cos \theta=0.8$; junction temperature, $\mathrm{T}_{\mathrm{J}}=150^{\circ} \mathrm{C}$.


Figure 14-6. Allowable Effective Current ( $\mathrm{f}_{\mathrm{C}}=16 \mathrm{kHz}$ )

### 14.2.3. SX68204M

Operating conditions: VBB pin input voltage, $\mathrm{V}_{\mathrm{DC}}=300 \mathrm{~V}$; VCCx pin input voltage, $\mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}$; modulation index, $\mathrm{M}=0.9$; motor power factor, $\cos \theta=0.8$; junction temperature, $\mathrm{T}_{\mathrm{J}}=150^{\circ} \mathrm{C}$.


Figure 14-7. Allowable Effective Current ( $\mathrm{f}_{\mathrm{C}}=16 \mathrm{kHz}$ )

## SX68200M Series

### 14.2.4. SX68205M

Operating conditions: VBB pin input voltage, $\mathrm{V}_{\mathrm{DC}}=300 \mathrm{~V}$; VCCx pin input voltage, $\mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}$; modulation index, $\mathrm{M}=0.9$; motor power factor, $\cos \theta=0.8$; junction temperature, $\mathrm{T}_{\mathrm{J}}=150^{\circ} \mathrm{C}$.


Figure 14-8. Allowable Effective Current ( $\mathrm{f}_{\mathrm{C}}=16 \mathrm{kHz}$ )

### 14.3. Performance Curves of Output Parts

### 14.3.1. Output Transistor Performance Curves

### 14.3.1.1. SX68201M



Figure 14-9. Power MOSFET $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ vs. $\mathrm{I}_{\mathrm{D}}$

Figure 14-10. Power MOSFET V ${ }_{\text {SD }}$ vs. $\mathrm{I}_{\mathrm{SD}}$

### 14.3.1.2. SX68203M



Figure 14-11. Power MOSFET $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ vs. $\mathrm{I}_{\mathrm{D}}$
Figure 14-12. Power MOSFET VSD vs. ISD
14.3.1.3. SX68204M


Figure 14-13. Power MOSFET $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ vs. $\mathrm{I}_{\mathrm{D}}$

Figure 14-14. Power MOSFET VSD vs. ISD

### 14.3.1.4. SX68205M



Figure 14-15. Power MOSFET $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ vs. $\mathrm{I}_{\mathrm{D}}$


Figure 14-16. Power MOSFET VSD vs. $\mathrm{I}_{\mathrm{SD}}$

### 14.3.2. Switching Loss Curves

### 14.3.3. SX68201M

Conditions: VBB pin voltage $=150 \mathrm{~V}$, half-bridge circuit with inductive load.
Switching Loss, E, is the sum of turn-on loss and turn-off loss.


Figure 14-17. High-side Switching Loss


Figure 14-18. Low-side Switching Loss

### 14.3.4. SX68203M

Conditions: VBB pin voltage $=300 \mathrm{~V}$, half-bridge circuit with inductive load.

Switching Loss, E, is the sum of turn-on loss and turn-off loss.


Figure 14-19. High-side Switching Loss

Figure 14-20. Low-side Switching Loss

## SX68200M Series

### 14.3.5. SX68204M

Conditions: VBB pin voltage $=300 \mathrm{~V}$, half-bridge circuit with inductive load.
Switching Loss, E, is the sum of turn-on loss and turn-off loss.


Figure 14-21. High-side Switching Loss


Figure 14-22. Low-side Switching Loss

### 14.3.6. SX68205M

Conditions: VBB pin voltage $=300 \mathrm{~V}$, half-bridge circuit with inductive load.
Switching Loss, E, is the sum of turn-on loss and turn-off loss.


Figure 14-23. High-side Switching Loss

Figure 14-24. Low-side Switching Loss

## SX68200M Series

## 15. Pattern Layout Example

This section contains the schematic diagrams of a PCB pattern layout example using an SX68200M series device. Note that the pattern layout example only uses the parts illustrated in the circuit diagram below. For details on the land pattern example of the IC, see Section 9.


Figure 15-1. Pattern Layout Example


Figure 15-2. Circuit Diagram of PCB Pattern Layout Example

## SX68200M Series

## 16. Typical Motor Driver Application

This section contains the information on the typical motor driver application listed in the previous section, including a circuit diagram, specifications, and the bill of the materials used.

- Motor Driver Specifications

| IC | SX68203M |
| :--- | :--- |
| Main Supply Voltage, VDC | 280 VDC (typ.) |
| Rated Output Power | 30 W |

- Circuit Diagram

See Figure 15-2.

- Bill of Materials

| Symbol | Part Type | Ratings | Symbol | Part Type | Ratings |
| :---: | :---: | :---: | :---: | :---: | :---: |
| C3 | Electrolytic | $120 \mu \mathrm{~F}, 400 \mathrm{~V}$ | R109* | General | Open |
| C4 | Electrolytic | $100 \mu \mathrm{~F}, 25 \mathrm{~V}$ | R110 | General | $10 \mathrm{k} \Omega, 0.25 \mathrm{~W}$ |
| C5 | Electrolytic | $10 \mu \mathrm{~F}, 50 \mathrm{~V}$ | R111 | General | $100 \Omega, 0.25 \mathrm{~W}$ |
| C6 | Ceramic | $0.22 \mu \mathrm{~F}, 50 \mathrm{~V}$ | R112 | General | $100 \Omega, 0.25 \mathrm{~W}$ |
| C100 | Film | $0.047 \mu \mathrm{~F}, 400 \mathrm{~V}$ | R113 | General | $100 \Omega, 0.25 \mathrm{~W}$ |
| C101 | Ceramic | $1 \mu \mathrm{~F}, 50 \mathrm{~V}$ | R114 | General | $10 \mathrm{k} \Omega, 0.25 \mathrm{~W}$ |
| C102 | Ceramic | $1 \mu \mathrm{~F}, 50 \mathrm{~V}$ | R115 | General | $10 \mathrm{k} \Omega, 0.25 \mathrm{~W}$ |
| C103 | Ceramic | $1 \mu \mathrm{~F}, 50 \mathrm{~V}$ | R116 | General | $2.2 \mathrm{k} \Omega, 0.25 \mathrm{~W}$ |
| C104 | Electrolytic | $100 \mu \mathrm{~F}, 25 \mathrm{~V}$ | R117 | General | Open |
| C105 | Ceramic | $1 \mu \mathrm{~F}, 50 \mathrm{~V}$ | R119 | General | $3.3 \mathrm{k} \Omega, 0.25 \mathrm{~W}$ |
| C106 | Ceramic | $1 \mu \mathrm{~F}, 50 \mathrm{~V}$ | R120 | General | $10 \mathrm{k} \Omega, 0.25 \mathrm{~W}$ |
| C107 | Ceramic | $100 \mathrm{pF}, 50 \mathrm{~V}$ | R121 | General | $10 \mathrm{k} \Omega, 0.25 \mathrm{~W}$ |
| C108* | Ceramic | Open | R201 | General | $1 \mathrm{k} \Omega, 0.25 \mathrm{~W}$ |
| C109 | Ceramic | $0.1 \mu \mathrm{~F}, 50 \mathrm{~V}$ | R202 | General | $100 \Omega, 0.25 \mathrm{~W}$ |
| C110 | Ceramic | $1 \mu \mathrm{~F}, 50 \mathrm{~V}$ | R203 | General | Open |
| C111 | Ceramic | $0.1 \mu \mathrm{~F}, 50 \mathrm{~V}$ | R204 | General | $100 \Omega, 0.25 \mathrm{~W}$ |
| C112 | Ceramic | $0.1 \mu \mathrm{~F}, 50 \mathrm{~V}$ | R205 | General | $1 \mathrm{k} \Omega, 0.25 \mathrm{~W}$ |
| C113 | Ceramic | $1000 \mathrm{pF}, 50 \mathrm{~V}$ | RS1* | Metal plate | $0.36 \Omega, 1 \mathrm{~W}$ |
| C114 | Ceramic | $1000 \mathrm{pF}, 50 \mathrm{~V}$ | RS2* | Metal plate | $0.36 \Omega, 1 \mathrm{~W}$ |
| C115 | Ceramic | $1000 \mathrm{pF}, 50 \mathrm{~V}$ | RS3* | Metal plate | $0.36 \Omega, 1 \mathrm{~W}$ |
| C116 | Ceramic | $100 \mathrm{pF}, 50 \mathrm{~V}$ | RD0 | Metal plate | $1 \mathrm{M} \Omega, 1 \mathrm{~W}$ |
| C117 | Ceramic | $100 \mathrm{pF}, 50 \mathrm{~V}$ | TH0 | Thermistor | $10 \Omega, 1800 \mathrm{~mW}$ |
| C201* | Ceramic | Open | VSP_VR | Trimmer | $20 \mathrm{k} \Omega, 0.5 \mathrm{~W}$ |
| C202* | Ceramic | Open | D1 | Fast recovery | $200 \mathrm{~V}, 1 \mathrm{~A}$ |
| C203 | Ceramic | $0.1 \mu \mathrm{~F}, 50 \mathrm{~V}$ | D2 | Fast recovery | $500 \mathrm{~V}, 1 \mathrm{~A}$ |
| C204 | Ceramic | Open | D3 | Fast recovery | $500 \mathrm{~V}, 1 \mathrm{~A}$ |
| C205 | Ceramic | $1 \mu \mathrm{~F}, 50 \mathrm{~V}$ | D4 | Zener diode | $1 \mathrm{~W}, \mathrm{Vz}=18.8 \mathrm{~V}$ (min.) |
| C206 | Ceramic | $0.1 \mu \mathrm{~F}, 50 \mathrm{~V}$ | L1 | Filter | 74.5 mH |
| C207 | Ceramic | Open | L2 | Inductor | 1 mH |
| CX0 | Film | $22 \mathrm{nF}, 275$ VAC | F1 | Fuse | 250 VAC, 1 A |
| CY1 | Ceramic | $4.7 \mathrm{nF}, 250$ VAC | LED1 | LED | $5 \mathrm{~V}, 30 \mathrm{~mA}$ |
| CY2 | Ceramic | $4.7 \mathrm{nF}, 250$ VAC | LED2 | LED | $5 \mathrm{~V}, 30 \mathrm{~mA}$ |
| R1 | General | $10 \mathrm{k} \Omega, 0.25 \mathrm{~W}$ | LED3 | LED | $5 \mathrm{~V}, 30 \mathrm{~mA}$ |
| R2 | General | $47 \mathrm{k} \Omega, 0.25 \mathrm{~W}$ | LED4 | LED | $5 \mathrm{~V}, 30 \mathrm{~mA}$ |
| R3 | General | $4.7 \mathrm{k} \Omega, 0.25 \mathrm{~W}$ | RESET | Switch | TS-AGGNH-G |
| R4 | General | $4.7 \mathrm{k} \Omega, 0.25 \mathrm{~W}$ | DIR SW | Switch | 1MS1-T2-B1-M1-Q-N-S |
| R5 | General | $33 \mathrm{k} \Omega, 0.25 \mathrm{~W}$ | USB_Micro | Micro USB <br> Type-b connector | ZX62-B-5PA |
| R6 | General | $33 \mathrm{k} \Omega, 0.25 \mathrm{~W}$ | CN1 | Connector | Equiv. to B2P3-VH |
| R7 | General | $33 \mathrm{k} \Omega, 0.25 \mathrm{~W}$ | CN2 | Connector | Equiv. to B3P5-VH |
| R8 | General | $33 \mathrm{k} \Omega, 0.25 \mathrm{~W}$ | CN3 | Pin header | 2.54 mm pitch |
| R9 | General | $33 \mathrm{k} \Omega, 0.25 \mathrm{~W}$ | CN4 | Pin header | 2.54 mm pitch |
| R101 | Metal plate | $1 \mathrm{M} \Omega, 0.25 \mathrm{~W}$ | DC-Link | Connector | Equiv. to B2P3-VH |
| R102 | Metal plate | $1 \mathrm{M} \Omega, 0.25 \mathrm{~W}$ | RC1 | Bridge diode | D3SBA60 |
| R103 | Metal plate | $1 \mathrm{M} \Omega, 0.25 \mathrm{~W}$ | Q1 | NPN transistor | Open |
| R104 | Metal plate | $10 \mathrm{k} \Omega, 0.25 \mathrm{~W}$ | IPM1 | IC | SX68203M |
| R105 | General | $47 \mathrm{k} \Omega, 0.25 \mathrm{~W}$ | IC1 | IC | STR5A464D |
| R106 | General | $5.6 \mathrm{k} \Omega, 0.25 \mathrm{~W}$ | IC2 | IC | FT232RL |
| R107 | General | $10 \mathrm{k} \Omega, 0.25 \mathrm{~W}$ | JP1 | Jumper | Short |
| R108 | General | $10 \mathrm{k} \Omega, 0.25 \mathrm{~W}$ | JP2 | Jumper | Short |

[^6]
## Important Notes

- All data, illustrations, graphs, tables and any other information included in this document (the "Information") as to Sanken's products listed herein (the "Sanken Products") are current as of the date this document is issued. The Information is subject to any change without notice due to improvement of the Sanken Products, etc. Please make sure to confirm with a Sanken sales representative that the contents set forth in this document reflect the latest revisions before use
- The Sanken Products are intended for use as components of general purpose electronic equipment or apparatus (such as home appliances, office equipment, telecommunication equipment, measuring equipment, etc.). Prior to use of the Sanken Products, please put your signature, or affix your name and seal, on the specification documents of the Sanken Products and return them to Sanken. When considering use of the Sanken Products for any applications that require higher reliability (such as transportation equipment and its control systems, traffic signal control systems or equipment, disaster/crime alarm systems, various safety devices, etc.), you must contact a Sanken sales representative to discuss the suitability of such use and put your signature, or affix your name and seal, on the specification documents of the Sanken Products and return them to Sanken, prior to the use of the Sanken Products. The Sanken Products are not intended for use in any applications that require extremely high reliability such as: aerospace equipment; nuclear power control systems; and medical equipment or systems, whose failure or malfunction may result in death or serious injury to people, i.e., medical devices in Class III or a higher class as defined by relevant laws of Japan (collectively, the "Specific Applications"). Sanken assumes no liability or responsibility whatsoever for any and all damages and losses that may be suffered by you, users or any third party, resulting from the use of the Sanken Products in the Specific Applications or in manner not in compliance with the instructions set forth herein.
- In the event of using the Sanken Products by either (i) combining other products or materials or both therewith or (ii) physically, chemically or otherwise processing or treating or both the same, you must duly consider all possible risks that may result from all such uses in advance and proceed therewith at your own responsibility
- Although Sanken is making efforts to enhance the quality and reliability of its products, it is impossible to completely avoid the occurrence of any failure or defect or both in semiconductor products at a certain rate. You must take, at your own responsibility, preventative measures including using a sufficient safety design and confirming safety of any equipment or systems in/for which the Sanken Products are used, upon due consideration of a failure occurrence rate and derating, etc., in order not to cause any human injury or death, fire accident or social harm which may result from any failure or malfunction of the Sanken Products. Please refer to the relevant specification documents and Sanken's official website in relation to derating.
- No anti-radioactive ray design has been adopted for the Sanken Products.
- The circuit constant, operation examples, circuit examples, pattern layout examples, design examples, recommended examples, all information and evaluation results based thereon, etc., described in this document are presented for the sole purpose of reference of use of the Sanken Products.
- Sanken assumes no responsibility whatsoever for any and all damages and losses that may be suffered by you, users or any third party, or any possible infringement of any and all property rights including intellectual property rights and any other rights of you, users or any third party, resulting from the Information.
- No information in this document can be transcribed or copied or both without Sanken's prior written consent.
- Regarding the Information, no license, express, implied or otherwise, is granted hereby under any intellectual property rights and any other rights of Sanken.
- Unless otherwise agreed in writing between Sanken and you, Sanken makes no warranty of any kind, whether express or implied, including, without limitation, any warranty (i) as to the quality or performance of the Sanken Products (such as implied warranty of merchantability, and implied warranty of fitness for a particular purpose or special environment), (ii) that any Sanken Product is delivered free of claims of third parties by way of infringement or the like, (iii) that may arise from course of performance, course of dealing or usage of trade, and (iv) as to the Information (including its accuracy, usefulness, and reliability).
- In the event of using the Sanken Products, you must use the same after carefully examining all applicable environmental laws and regulations that regulate the inclusion or use or both of any particular controlled substances, including, but not limited to, the EU RoHS Directive, so as to be in strict compliance with such applicable laws and regulations.
- You must not use the Sanken Products or the Information for the purpose of any military applications or use, including but not limited to the development of weapons of mass destruction. In the event of exporting the Sanken Products or the Information, or providing them for non-residents, you must comply with all applicable export control laws and regulations in each country including the U.S. Export Administration Regulations (EAR) and the Foreign Exchange and Foreign Trade Act of Japan, and follow the procedures required by such applicable laws and regulations.
- Sanken assumes no responsibility for any troubles, which may occur during the transportation of the Sanken Products including the falling thereof, out of Sanken's distribution network.
- Although Sanken has prepared this document with its due care to pursue the accuracy thereof, Sanken does not warrant that it is error free and Sanken assumes no liability whatsoever for any and all damages and losses which may be suffered by you resulting from any possible errors or omissions in connection with the Information.
- Please refer to our official website in relation to general instructions and directions for using the Sanken Products, and refer to the relevant specification documents in relation to particular precautions when using the Sanken Products.
- All rights and title in and to any specific trademark or tradename belong to Sanken and such original right holder(s).


[^0]:    ${ }^{(1)}$ Should be derated depending on an actual case temperature. See Section 14.2.
    ${ }^{(2)}$ Refers to a 1.6 mm thick CEM3 glass with $35 \mu \mathrm{~m}$ thick copper foil; measured under natural air-cooling without silicone potting.
    ${ }^{(3)}$ Refers to a case temperature measured during IC operation.
    ${ }^{(4)}$ Refers to the junction temperature of each chip built in the IC, including the control stage, gate drive stage, power MOSFETs, and bootstrap diodes.

[^1]:    * Refers to the reference values calculated with a minimum value of $\mathrm{V}_{\text {TRIPH; }}$ should be a low-inductance resistor.

[^2]:    ${ }^{(1)}$ When applying an external voltage, be sure to set the DIR and RESETn pins to logic low during IC startup (i.e., until the V3 pin voltage is established).

[^3]:    ${ }^{(2)}$ Reference value

[^4]:    * Guaranteed by design.

[^5]:    * Guaranteed by design.

[^6]:    * Refers to a part that requires adjustment based on operation performance in an actual application.

