

200mA, Low-IQ 40µA Low-Dropout Regulator with Enable, Reset, Watchdog Functions

DESCRIPTION

The TQL820CA14V50 is a high-performance low dropout voltage regulator for 5V with input range of 3V to 50V and low quiescent 40µA. TQL820CA14V50 provides 2% output voltage accuracy and 200mA maximum driving current and is suitable for automotive or other supply systems.

TQL820CA14V50 just requires one small ceramic capacitor of $1\mu F$ to exhibit fast regulation and good stability. And it shows very low-dropout voltage with 70mV in 100mA-load and 110mV in 200mA-load. The start operating voltage is 3V which is suitable to cranking condition of automotive system.

The device has enabled function to switch ON and OFF for power dissipation. And there is Reset function to monitor output voltage for UVLO reset and power-ON delay reset with adjustable lower reset threshold function. The built-in watchdog function monitors microcontroller's operation with flexible timings. And other protection functions such as thermal-shutdown and current-limit are against immediate damage.

APPLICATION

- Automotive Power Supply Systems
- General Power Supply applications

FEATURES

- AEC-Q100 qualified with the following results:
 - Device temperature grade 1: -40°C to 125°C
 - Device HBM ESD classification level H2
 - Device CDM ESD classification level C3
- 3V to 50V Input Voltage Range
- 5V Fixed Output Voltage
- 70mV@100mA Low Dropout Voltage
- 200mA Output Current
- Typical 40µA Low Quiescent Current
- Typical ±2% Output Voltage Accuracy
- 1µF Ceramic Output Stable Capacitor
- Programmable Delayed Reset timing at Power-On
- Adjustable Reset Threshold Voltage
- Flexible Watch-dog Timing and Current Dependent Deactivation
- Output Current Limit
- Enable, Under-voltage Reset.
- Over Temperature Protection
- RoHS Compliant
- Halogen-Free according to IEC 61249-2-21







TSSOP-14EP




Pin Definition:

1.IN 8.RTH 2.NC 9.PI1 3.EN 10.PI2 4.NC 11.RO 5.GND 12.WDO 6.NC 13.NC 7.WDI 14.OUT

Notes: Moisture sensitivity level: level 3. Per J-STD-020



TYPICAL APPLICATION CIRCUIT



ABSOLUTE MAXIMUM RATINGS (T _A = 25°C unless otherwise specified) (Note 1)					
PARAMETER	SYMBOL	LIMIT	UNIT		
Power Supply Pin	V _{IN}	55	V		
EN Voltage to GND	V _{EN}	-0.3 to 55	V		
OUT/RO/WDO Voltage to GND	Vout/Vro/Vwdo	-0.3 to 7	V		
WDI/PI1/PI2/RTH Voltage to GND	V _{WDI} /V _{PI1} /V _{PI2} /V _{RTH}	-0.3 to 7	V		
Junction Temperature Range	TJ	-40 to +150	°C		
Storage Temperature Range	T _{STG}	-55 to +150	°C		
ESD Rating (Human Body Model) (Note 2)	НВМ	±2	kV		
ESD Rating (Charged Device Model)	CDM	±1	kV		

THERMAL PERFORMANCE						
PARAMETER	SYMBOL	TYP	UNIT			
Junction to Case Thermal Resistance	Rejc	9	°C/W			
Junction to Ambient Thermal Resistance	Reja	50	°C/W			

Notes: The thermal data is based on the PCB JESD 51-3 at natural convection on 1s0p board with 1 copper layer (1 x 70µm Cu) and with 300mm² heatsink area on PCB

2



RECOMMENDED OPERATING CONDITIONS (Note 3)							
PARAMETER	SYMBOL	CONDITIONS	UNIT				
Power Supply Pin	V _{IN}	V _{OUT} +V _{dr} to 50	V				
Extended Power Supply Pin	V _{IN,ext}	3 to 50	V				
EN Voltage to GND	V _{EN}	0 to 50	V				
Output Stable Capacitor	Соит	≧1	μF				
ESR of Output Capacitor	ESR	≦100	Ω				
Operating Junction Temperature Range	TJ	-40 to +150	°C				
Operating Ambient Temperature Range	T _{OPA}	-40 to +125	°C				

ELECTRICAL SPECIFICAT	IONS (V _{IN} = 13.5V, T _J = -	40 to 150°C u	nless oth	nerwise n	oted)	
PARAMETER	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNIT
Supply Voltage						
Output Voltage	0.05 mA $< I_{OUT} < 200$ mA 5.44 V $< V_{IN} < 28$ V	Vouт	4.9	5	5.1	V
Output Voltage	0.05mA < I _{OUT} < 100mA 5.27V < V _{IN} < 40V	Vouт	4.9	5	5.1	V
Start-up Slew-rate	$V_{IN} > 18V/ms, C_{OUT}=1\mu F$ $0.5V < V_{OUT} < 4.5V$	dV _{оит} /dt		35		V/ms
Current Limit	0V < Vout < 4.8V	I _{lim}		320		mA
Load Regulation	I _{OUT} = 0.05 to 200mA V _{IN} = 6V	$\Delta V_{\text{OUT,lo}}$	-15	-1.5	5	mV
Line Regulation	$V_{IN} = 8 \text{ to } 32V$ $I_{OUT} = 1\text{mA}$	Δ Vout,li	-20	0	20	mV
Dropout Voltage (V _{dr} =V _{IN} -V _{OUT})	I _{OUT} = 200mA	V _{dr}		110	340	mV
Dropout Voltage (V _{dr} =V _{IN} -V _{OUT})	I _{OUT} = 100mA	V_{dr}		70	170	mV
Power Supply Ripple Rejection	f = 100Hz V = 0.5Vpp	PSRR		59		dB
Thermal Shutdown Threshold (Note 4)		T _{th}	151		200	°C
Thermal Shutdown Hysteresis (Note 4)		Thy		30		°C
Current Consumption (PI1=PI2=WD	I=GND)					
Standby Current (I _O =I _{IN})	V _{EN} = 0V; T _J < 105°C	I _{O,st}		1.3	5	μA
Standby Current (Io=IIN)	V _{EN} = 0.4V; T _J < 125°C	I _{O,st}			8	μA
Quiescent Current (Io=I _{IN} -I _{OUT})	I _{ОUT} =0.05mA Т _J = 25°C	lo		40	52	μΑ
Quiescent Current (I _O =I _{IN} -I _{OUT})	I _{OUT} = 0.05mA T _J < 125°C	Io		62	77	μΑ





PARAMETER	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNIT
Enable				•		•
High Level Input Voltage		V _{ENH}	2			V
Low Level Input Voltage	V _{OUT} ≦0.1V	V _{ENL}			0.8	V
Threshold Hysteresis		V _{ENHy}	100			mV
EN Input Current	V _{EN} = 3.3V	I _{EN}	-		3.5	μA
EN Input Current	$V_{EN} \leq 18V$	I _{EN}	1		22	μA
EN Pull-down Resistor		Ren	0.95	1.5	2.6	МΩ
Reset						
UVLO Reset Upper Threshold	V _{OUT} increasing	V _{RTH}	4.6	4.7	4.8	V
UVLO Reset Lower Threshold	Vout decreasing RTH = GND	V _{RTL}	4.4	4.6	4.7	V
UVLO Reset Threshold Hysteresis	RTH = GND	V _{RTHy}	60	100		mV
UVLO Reset Headroom (Vour-VRTL)	RTH = GND	V _{RH}	200	400		mV
UVLO Adjustment Threshold		V _{RTTH}	1.15	1.2	1.25	V
UVLO Adjustment Range		V _{RTRG}	2.5		2.9	V
Reset Output Low Voltage	$1V \le V_{OUT} \le V_{RTL}$ $R_{RO} \ge 5.1 k\Omega$	V _{ROL}		0.2	0.4	V
Internal Pull-up Resistor	Connected to OUT	R _{RO,int}	13	20	36	kΩ
External Pull-up Resistor to OUT	1V≦V _{OUT} ≦V _{RTL} V _{RO} ≦0.4V	R _{RO,ext}	5.1			kΩ
Reset Delay Timing						
Reset Delay Time	PI1 to GND	t _{RD,slow}	13.2	16.5	20.2	ms
Reset Delay Time	PI1 to OUT	t _{RD,fast}	6.8	8.5	11.5	ms
Reset Blanking Time (Note 4)	V _{O.nom} = 5V	t _{RB}		7		μs
Internal Reset Reaction Time (Note 4)	V _{O.nom} = 5V	t _{RR}		10	33	μs
Reset Delay Input PI1						
PI1 High Signal Valid		V _{Pl1H}	2.0			V
PI1 Low Signal Valid		V _{Pl1L}	-		8.0	V
PI1 Signal Slew Rate (Note 4)	V _{PI1L} < V _{PI1} < V _{PI1H}	dV _{PI1} /dt	1			V/µs
PI1 Input Current	V _{PI1} = 3.3V	I _{Pl1}			3.5	μΑ
PI1 Pull-down Resistor		R _{Pl1}	0.9	1.5	2.6	МΩ

4





ELECTRICAL SPECIFICATIONS (V _{IN} = 13.5V, T _J = -40 to 150°C unless otherwise noted)						
PARAMETER	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNIT
Watchdog						
Watchdog Ignore Time		two,i	12.8	16	20.7	ms
Watchdog Trigger Time	PI1 to GND PI2 to GND	t WDI,tr1	76.8	96	124.4	ms
Watchdog Trigger Time	PI1 to OUT PI2 to GND	twoI,tr2	38.4	48	62.2	ms
Watchdog Trigger Time	PI1 to GND PI2 to OUT	t _{WDI,tr3}	25.6	32	41.5	ms
Watchdog Trigger Time	PI1 to OUT PI2 to OUT	twDI,tr4	12.8	16	20.7	ms
Watchdog Low Time		twoo,low	6.4	8	10.4	ms
Watchdog Input						
Activation Current Threshold	V _{IN} > 5.44V	I _{WD,ac}			7	mA
Deactivation Current Threshold	V _{IN} > 5.44V	I _{WD,de}	1			mA
Current Threshold Hysteresis	V _{IN} > 5.44V	I _{WD,Hy}	0.35			mA
Minimum Filter Time By Current (Note 4)		t _{FI,min}	100			μs
Maximum Filter Time By Current (Note 4)		t _{FI,max}			500	μs
WDI High Signal Valid		Vwdih	2.0			V
WDI Low Signal Valid		Vwdil			0.8	V
WDI High Pulse Length (Note 4)	$V_{WDI} \geqq V_{WDIH}$	t _{WDI,ph}	1			μs
WDI Low Pulse Length (Note 4)	$V_{WDI} \leqq V_{WDIL}$	two,pl	1			μs
WDI Signal Slew Rate (Note 4)	Vwdil < Vwdi < Vwdih	dV _{wDI} /dt	1			V/µs
WDI Input Current	V _{WDI} = 3.3V	I _{WDI}			3.5	μA
WDI Pull Down Resistor		R _{WDI}	0.9	1.5	2.6	ΜΩ
WDI Disable Threshold	V _{IN} > 5.44V	V _{WD,dis}	1.15		1.4	V
Minimum Filter Time By WDI (Note 4)		t _{FWDI,min}	100			μs
Maximum Filter Time By WDI (Note 4)		t _{FWDI,max}			500	μs
Watchdog Delay Input PI2	•					
PI2 High Signal Valid		V _{PI2H}	2.0			V
PI2 Low Signal Valid		V _{Pl2L}			0.8	V
PI2 Signal Slew Rate	V _{PI2L} < V _{PI2} < V _{PI2H}	dV _{P12} /dt	1			V/µs
PI2 Input Current	V _{Pix} = 3.3V	I _{Pl2}			3.5	μA
PI2 Pull-down Resistor		R _{Pl2}	0.9	1.5	2.6	ΜΩ
PI1,2 Setup and Hold Time (Note 4)		t _{PI,SH}	150			μs





ELECTRICAL SPECIFICATIONS (V _{IN} = 13.5V, T _J = -40 to 150°C unless otherwise noted)						
PARAMETER	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNIT
Watchdog Output						
Watchdog Output Low Voltage	$R_{WDO} > 5.1k\Omega$	V _{WDOL}		0.2	0.4	٧
Internal Pull-up Resistor	Connected to output pin	R _{WDO,int}	13	20	36	kΩ
External Pull-up Resistor to Output	$V_{WDO} \leq 0.4V$	R _{WDO,ext}	5.1			kΩ

Note:

 Stresses listed as the above "Absolute Maximum Ratings" may cause permanent damage to the device. These are for stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may remain possibility to affect device reliability.

6


- 2. Devices are ESD sensitive. Handing precaution recommended.
- 3. The device is not guaranteed to function outside its operating conditions.
- 4. Guaranteed by design.

ORDERING INFORMATION

ORDERING CODE	PACKAGE	PACKING
TQL820CA14V50 RLG	TSSOP-14EP	2,500pcs / 13" Reel



BLOCK DIAGRAM



PIN DESCRIPTION

PIN NO.	NAME	FUNCTION
1	IN	Power supply pin for system
2	NC	Not connected
3	EN	Enable system function
4	NC	Not connected
5	GND	Ground
6	NC	Not connected
7	WDI	Watchdog monitor input
8	RTH	Reset threshold adjustment
9	PI1	Program input 1 for timing adjustment
10	PI2	Program input 2 for timing adjustment
11	RO	Reset output
12	WDO	Watchdog output
13	NC	Not connected
14	OUT	Output supply voltage
Pad		Connect to heatsink area and ground.



APPLICATION INFORMATION

TQL820CA14V50 is a high-performance low dropout voltage regulator. The device operates with a wide input voltage from 3V to 50V and up to 200mA of output current. It also provides a high accuracy output voltage for ±2% in all the load and line regulation.

Enable

The EN pin is high voltage tolerant pin. High input enables the device ON and low is disable which can be connected to microcontroller or digital control system. It can be connected to input power pin directly.

Reset

The TQL820CA14V50 is monitored by Reset system including Power-ON Delayed Reset, Under-Voltage Reset, and Reset Threshold Adjustment. When reset is activated, the RO pin is low.

■ Power-ON Delayed Reset

When device starts up, the RO pin delays becoming "High" in Power-ON Delayed Time (t_{RD}) without reset issue. The timing can be controlled by PI1 pin.

PI1 connected to	t _{RD}
GND	16.5ms
OUT	8.5ms

■ Under-Voltage Reset

When the output supply voltage drops below UVLO Reset Lower Threshold (V_{RTL}), the RO switches from "High" to "Low". The RO pin is an open collector output with an internal pull-up resistor.

- Reset Threshold Adjustment
 - The UVLO Reset Lower Threshold (V_{RTL}) is adjustable by the configuration of the RTH pin.
 - The threshold voltage is set as default if the RTH pin connects to GND directly.
 - V_{RTL} can be also set for an expected threshold value by voltage dividers, R_{th1} and R_{th2}, with the appropriate resistance and souring current.
 - Rth1 is connected between OUT pin and RTH pin; meanwhile, Rth2 is connected between RTH and GND.
 - The new threshold voltage (V_{RTL}) is calculated as following:

$$V_{RTL, new} = V_{RTTH} \times (R_{th1} + R_{th2}) / R_{th2}$$

8


• V_{RTL, new}: Expected UVLO Reset Lower Threshold

R_{th1}, R_{th2}: External Divider Resistors
 V_{RTTH}: UVLO Adjustment Threshold



APPLICATION INFORMATION (CONTINUE)

Typical Timing Diagram Reset



Thermal Shutdown (TSD)

Internal 160°C comparator will trigger temperature protection (TSD). TSD will shut down system, until internal temperature back to 130°C.

Current Limit

The TQL820CA14V50 features Current Limit function to protect device from damage by excessive power dissipation such as OUT shorted to GND. It limits output current to maintain power dissipation in the safe region.

9



APPLICATION INFORMATION (CONTINUE)


Watchdog

The TQL820CA14V50 has the load dependent watchdog function with programmable watchdog timing to monitor microcontroller process. The device monitors the period clock-pulse provided by Microcontroller at WDI pin in a certain timing (Watchdog Trigger Time, twdl,tr). If there is no signal in Watchdog Trigger Time, the WDO pin becomes "Low" in a certain time (Watchdog Low Time, twdl). After that, the WDO pin returns to "High" and keep watching the WDI signal repeatedly. The WDO pin is an open collector output with an internal pull-up resistor.

The Watchdog function is inactivated by two methods: WDI voltage and output load current. While the WDI voltage is in 1.15V to 1.4V or load current is lower than 1mA, the Watchdog function is disabled.

The Watchdog Trigger Time is programmable with PI1 and PI2. The timing selection as follows:

PI1 connected to	PI2 connected to	t _{WDI,tr}
GND	GND	96ms
OUT	GND	48ms
GND	OUT	32ms
OUT	OUT	16ms



^{*)} watchdog trigger time interrupted by correct WDI signal serving the watchdog

Typical Watchdog Timing Diagram, Watchdog and Reset Modes

10



TYPICAL OPERATING CHARACTERISTICS




Figure 1. Output Voltage vs. Junction Temperature




Figure 3. Load Regulation vs. Output Current




Figure 5. Output Voltage vs. Input Voltage




Figure 2. Dropout Voltage vs. Output Current




Figure 4. Line Regulation vs. Input Voltage




Figure 6. Ripple Rejection vs. Frequency



TYPICAL OPERATING CHARACTERISTICS (CONTINUE)




Figure 7. Output Current vs. Input Voltage




Figure 9. Input Current vs. Input Voltage




Figure 11. Undervoltage Reset Threshold vs.

Junction Temperature




Figure 8. Current Consumption vs. Input Voltage




Figure 10. Enabled Input Current vs.




Figure 12. Power On Reset Delay Time vs.

Junction Temperature



TYPICAL OPERATING CHARACTERISTICS(CONTINUE)




Figure 13. Internal Reset Reaction Time vs.

Junction Temperature




Figure 15. Watchdog Output Low Time vs.
Junction Temperature




Figure 17. Watchdog Disable Threshold vs. Junction Temperature




Figure 14. Watchdog Trigger Time 1,2,3,4 vs.

Junction Temperature




Figure 16. Watchdog Activation/Deactivation Current vs. Junction Temperature




Figure 18. Output Capacitor Series Resistor ESR(C₀) vs. Output Current



TYPICAL OPERATING CHARACTERISTICS(CONTINUE)




Figure 19. Output Voltage vs. time (EN switched ON)


Version: A2111


14




PACKAGE OUTLINE DIMENSIONS (Unit: Millimeters)


TSSOP-14EP







SUGGESTED PAD LAYOUT (Unit: Millimeters)



MARKING DIAGRAM



Y = Year Code

M = Month Code for Halogen Free Product

 \mathbf{O} =Jan \mathbf{P} =Feb \mathbf{Q} =Mar \mathbf{R} =Apr

S = May T = Jun U = Jul V = Aug

W =Sep X =Oct Y =Nov Z =Dec

15

L = Lot Code (1~9, A~Z)



Taiwan Semiconductor

Notice

Specifications of the products displayed herein are subject to change without notice. TSC or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Purchasers are solely responsible for the choice, selection, and use of TSC products and TSC assumes no liability for application assistance or the design of Purchasers' products.

Information contained herein is intended to provide a product description only. No license, express or implied, to any intellectual property rights is granted by this document. Except as provided in TSC's terms and conditions of sale for such products, TSC assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of TSC products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify TSC for any damages resulting from such improper use or sale.