


# DUAL-OUTPUT, LOW DROPOUT VOLTAGE REGULATORS WITH INTEGRATED SVS FOR SPLIT VOLTAGE SYSTEMS

### **FEATURES**

- Dual Output Voltages for Split-Supply Applications
- Independent Enable Functions (See Part Number TPS707xx for Sequenced Outputs)
- Output Current Range of 250 mA on Regulator 1 and 125 mA on Regulator 2
- Voltage Options: 3.3-V/2.5-V, 3.3-V/1.8-V, 3.3-V/1.5-V, 3.3-V/1.2-V, and Dual Adjustable Outputs
- Open Drain Power-On Reset with 120-ms Delay
- Open Drain Power Good for Regulator 1 and Regulator 2
- Ultralow 190-μA (typ) Quiescent Current
- 1-μA Input Current During Standby
- Low Noise: 65 μV<sub>RMS</sub> Without Bypass Capacitor
- Quick Output Capacitor Discharge Feature
- One Manual Reset Input
- 2% Accuracy Over Load and Temperature
- Undervoltage Lockout (UVLO) Feature
- 20-Pin PowerPAD™ TSSOP Package
- Thermal Shutdown Protection

### DESCRIPTION

The TPS708xx is a low dropout voltage regulator with integrated SVS (RESET, POR, or power on reset) and power good (PG) functions. These devices are capable of supplying 250 mA and 125 mA by regulator 1 and regulator 2 respectively. Quiescent current is typically 190  $\mu$ A at full load. Differentiated features, such as accuracy, fast transient response, SVS supervisory circuit (power on reset), manual reset input, and independent enable functions provide a complete system solution.




NC: No internal connection

 $\triangle$ 

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.





### **DESCRIPTION (CONTINUED)**

The TPS708xx family of voltage regulators offers very low dropout voltage and dual outputs. These devices have extremely low noise output performance without using any added filter bypass capacitors and are designed to have a fast transient response and be stable with 10- $\mu$ F low ESR capacitors.

These devices have fixed 3.3-V/2.5-V, 3.3-V/1.8-V, 3.3-V/1.5-V, 3.3-V/1.2-V, and adjustable voltage options. Regulator 1 can support up to 250 mA, and regulator 2 can support up to 125 mA. Separate voltage inputs allow the designer to configure the source power.

Because the PMOS device behaves as a low-value resistor, the dropout voltage is very low (typically 170 mV on regulator 1) and is directly proportional to the output current. Additionally, since the PMOS pass element is a voltage-driven device, the quiescent current is very low and independent of output loading (maximum of 230  $\mu$ A over the full range of output current and full range of temperature). This LDO family also features a sleep mode; applying a high signal to  $\overline{\text{EN1}}$  or  $\overline{\text{EN2}}$  (enable) shuts down regulator 1 or regulator 2, respectively. When a high signal is applied to both  $\overline{\text{EN1}}$  and  $\overline{\text{EN2}}$ , both regulators enter sleep mode, thereby reducing the input current to 2  $\mu$ A at  $T_1 = +25^{\circ}\text{C}$ .

For each regulator, there is an internal discharge transistor to discharge the output capacitor when the regulator is turned off (disabled).

The PG1 pin reports the voltage condition at  $V_{OUT1}$ . The PG1 pin can be used to implement a SVS (RESET, POR, or power on reset) for the circuitry supplied by regulator 1. The PG2 pin reports the voltage conditions at  $V_{OUT2}$ . The PG2 pin can be used to implement a SVS (power on reset) for the circuitry supplied by regulator 2.

The TPS708xx features a  $\overline{RESET}$  (SVS, POR, or power on reset).  $\overline{RESET}$  output initiates a reset in the event of an undervoltage condition.  $\overline{RESET}$  also indicates the status of the manual reset pin ( $\overline{MR}$ ). When  $\overline{MR}$  is in the logic high state,  $\overline{RESET}$  goes to a high impedance state after a 120-ms delay. To monitor  $V_{OUT1}$ , the PG1 output pin can be connected to  $\overline{MR}$ .

The device has an undervoltage lockout UVLO circuit that prevents the internal regulators from turning on until  $V_{\text{IN1}}$  reaches 2.5V.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### ORDERING INFORMATION(1)

	VOLTA	GE (V) <sup>(2)</sup>	PACKAGE-	SPECIFIED		
PRODUCT	V <sub>OUT1</sub>	V <sub>OUT2</sub>	LEAD (DESIGNATOR)	TEMPERATURE RANGE (T <sub>J</sub> )	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
TPS70802	Adjustable	Adjustable	HTSSOP-20 (PWP)	–40°C to +125°C	TPS70802PWP	Tube, 70
17370002	Aujustable	Aujustable	H1330F-20 (FWF)	-40 C to +125 C	TPS70802PWPR	Tape and Reel, 2000
TD070045	221/	1.2 V	LITECOD 20 (DWD)	40°C to 1425°C	TPS70845PWP	Tube, 70
17570645	TPS70845 3.3 V 1.2 V		HTSSOP-20 (PWP)	–40°C to +125°C	TPS70845PWPR	Tape and Reel, 2000
TPS70848	3.3 V	1.5 V	LITECOD 20 (DWD)	-40°C to +125°C	TPS70848PWP	Tube, 70
17570040	3.3 V	1.5 V	HTSSOP-20 (PWP)	-40°C (0 +125°C	TPS70848PWPR	Tape and Reel, 2000
TPS70851	3.3 V	1.8 V	HTSSOP-20 (PWP)	2000 00 (DMD) 4000 4 40500		Tube, 70
17570651	3.3 V	1.6 V	HTSSOP-20 (PWP)   -40°C to +125°C		TPS70851PWPR	Tape and Reel, 2000
TD070050 0.0 V 0.5 V		251/	LITECOD 20 (DWD)	-40°C to +125°C	TPS70858PWP	Tube, 70
TPS70858	3.3 V	2.5 V	HTSSOP-20 (PWP)	-40 C to +125°C	TPS70858PWPR	Tape and Reel, 2000

<sup>(1)</sup> For the most current package and ordering information see the Package Option Addendum located at the end of this document, or see the TI web site at www.ti.com.

### **ABSOLUTE MAXIMUM RATINGS**(1)

Over operating free-air temperature range (unless otherwise noted).

	TPS708xx	UNIT
Input voltage range: V <sub>IN1</sub> , V <sub>IN2</sub> <sup>(2)</sup>	-0.3 to +7	V
Voltage range at EN1, EN2	-0.3 to +7	V
Output voltage range (V <sub>OUT1</sub> , V <sub>SENSE1</sub> )	5.5	V
Output voltage range (V <sub>OUT2</sub> , V <sub>SENSE2</sub> )	5.5	V
Maximum RESET, PG1, PG2 voltage	7	V
Maximum MR voltage	V <sub>IN1</sub>	V
Peak output current	Internally limited	_
Continuous total power dissipation	See Dissipation Ratings Table	_
Operating virtual junction temperature range, T <sub>J</sub>	-40 to +150	°C
Storage temperature range, T <sub>stg</sub>	-65 to +150	°C
ESD rating, HBM	2	kV

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

3

<sup>(2)</sup> For fixed 1.20 V operation, tie FB to OUT.

<sup>(2)</sup> All voltages are tied to network ground.

SLVS301D-JUNE 2000-REVISED DECEMBER 2007



### **DISSIPATION RATINGS**

PACKAGE	AIR FLOW (CFM)	T <sub>A</sub> ≤ +25°C	DERATING FACTOR	T <sub>A</sub> = +70°C	T <sub>A</sub> = +85°C
PWP <sup>(1)</sup>	0	3.067 W	30.67 mW/°C	1.687 W	1.227 W
FVVF\'	250	4.115 W	41.15 mW/°C	2.265 W	1.646 W

<sup>(1)</sup> This parameter is measured with the recommended copper heat sink pattern on a 4-layer PCB, 1 oz. copper on a 4-in by 4-in ground layer. Simultaneous and continuous operation of both regulator outputs at full load may exceed the power dissipation rating of the PWP package. For more information, refer to TI technical brief SLMA002.

### **RECOMMENDED OPERATING CONDITIONS**

Over operating temperature range (unless otherwise noted).

	MIN	MAX	UNIT
Input voltage, V <sub>I</sub> <sup>(1)</sup> (regulator 1 and 2)	2.7	6	V
Output current, I <sub>O</sub> (regulator 1)	0	500	mA
Output current, I <sub>O</sub> (regulator 2)	0	250	mA
Output voltage range (for adjustable option)	1.22	5.5	V
Operating virtual junction temperature, T <sub>J</sub>	-40	+125	°C

<sup>(1)</sup> To calculate the minimum input voltage for maximum output current, use the following equation:  $V_{I(min)} = V_{O(max)} + V_{DO(max)} + V$ 



### **ELECTRICAL CHARACTERISTICS**

Over recommended operating junction temperature range ( $T_J = -40^{\circ}C$  to +125°C),  $V_{IN1}$  or  $V_{IN2} = V_{OUT(nom)} + 1$  V,  $I_O = 1$  mA,  $\overline{EN}$  = 0 V, and C<sub>OUT</sub> = 33  $\mu$ F (unless otherwise noted).

PARAMETER		:R	TEST CC	NDITIONS	MIN	TYP	MAX	UNIT
		Reference	$2.7 \text{ V} < \text{V}_{\text{IN}} < 6 \text{ V},$ $\text{T}_{\text{J}} = +25^{\circ}\text{C}$	FB connected to V <sub>O</sub>		1.22		
		voltage	2.7 V < V <sub>IN</sub> < 6 V,	FB connected to V <sub>O</sub>	1.196		1.244	
		1.2.\/ Output	$2.7 \text{ V} < \text{V}_{\text{IN}} < 6 \text{ V},$	T <sub>J</sub> = +25°C		1.2		
		1.2 V Output	2.7 V < V <sub>IN</sub> < 6 V,		1.176		1.224	
		1.5.V. Output	2.7 V < V <sub>IN</sub> < 6 V,	T <sub>J</sub> = +25°C		1.5		
Vo	Output voltage (1),(2)	1.5 V Output	2.7 V < V <sub>IN</sub> < 6 V,		1.47		1.53	V
	voltage ****	1.8 V Output	$2.8 \text{ V} < \text{V}_{\text{IN}} < 6 \text{ V},$	$T_J = +25^{\circ}C$		1.8		
		1.6 v Output	$2.8 \text{ V} < \text{V}_{\text{IN}} < 6 \text{ V},$		1.764		1.836	
		2.5 V Output	$3.5 \text{ V} < \text{V}_{\text{IN}} < 6 \text{ V},$	$T_J = +25^{\circ}C$		2.5		
		2.5 v Output	$3.5 \text{ V} < \text{V}_{\text{IN}} < 6 \text{ V},$		2.45		2.55	
		3.3 V Output	$4.3 \text{ V} < \text{V}_{IN} < 6 \text{ V},$	$T_J = +25^{\circ}C$		3.3		
		3.3 v Output	$4.3 \text{ V} < \text{V}_{\text{IN}} < 6 \text{ V},$		3.234		3.366	
	current (GND		See (2)	$T_J = +25^{\circ}C$		190		
regulator 1 = 0 V <sup>(1)</sup>	1 and regulator	2, EN1 = EN2	See (2)				230	μΑ
Output vo	Itage line regula	ation ( $\Delta V_O/V_O$ )	$V_{O} + 1 \ V < V_{IN} \le 6 \ V$	$T_J = +25^{\circ}C^{(1)}$		0.01		%V
for regulat	tor 1 and regula	tor 2 (3)	V <sub>O</sub> + 1 V < V <sub>IN</sub> ≤ 6 V			0.1	% V	
Load regu	lation for V <sub>OUT</sub>	<sub>1</sub> and V <sub>OUT2</sub>	$T_J = +25^{\circ}C$			1		mV
$V_n$	Output noise	Regulator 1	BW = 300 Hz to 50 kHz, C <sub>O</sub> = 33 μF, T <sub>I</sub> = +25°C			65		$\mu V_{RMS}$
v <sub>n</sub>	voltage	Regulator 2	DVV = 300 FIZ to 30 KFIZ,	2 to 50 kHz, $C_0 = 33 \mu\text{F}, T_1 = +25^{\circ}\text{C}$		65		μvRMS
Output current limit Regulator 1  Regulator 2		- V <sub>OUT</sub> = 0 V			1.6	1.9	۸	
					0.750	1	Α	
Thermal s	hutdown junction	on temperature				+150		°C
I <sub>I</sub>	Standby	Regulator 1	$\overline{EN1} = V_{IN}, \ \overline{EN2} = V_{IN}$	$T_J = +25^{\circ}C$			2	μΑ
(standby)	current	Regulator 2	$\overline{\text{EN1}} = V_{\text{IN}}, \ \overline{\text{EN2}} = V_{\text{IN}}$				6	μΑ
	Power-	Regulator 1	$f = 1 \text{ kHz}, C_{OUT} = 33 \mu\text{F}, \\ I_{OUT1} = 250 \text{ mA}$	$T_J = +25^{\circ}C^{(1)}$		60		
PSRR	supply ripple rejection	Regulator 2	$f = 1 \text{ kHz}, C_{OUT} = 33 \mu F, I_{OUT2} = 125 \text{ mA}$	$T_J = +25^{\circ}C^{(1)}$		50		dB
UVLO thre	eshold	I.			2.4		2.65	V
RESET TO	erminal							
Minimum	input voltage fo	r valid RESET	$I_{(RESET)} = 300 \mu\text{A},$	V <sub>(RESET)</sub> ≤ 0.8 V		1.0	1.3	V
t <sub>(RESET)</sub>			RESET pulse duration		80	120	160	ms
Output lov	v voltage		V <sub>IN</sub> = 3.5 V,	I <sub>(RESET)</sub> = 1 mA		0.15	0.4	V
Leakage o	current		V <sub>(RESET)</sub> = 6 V				1	μΑ

Minimum input operating voltage is 2.7 V or V<sub>O(typ)</sub> + 1 V, whichever is greater. Maximum input voltage = 6 V, minimum output

Copyright © 2000–2007, Texas Instruments Incorporated

(3) If 
$$V_O < 1.8 \text{ V}$$
 then  $V_{lmax} = 6 \text{ V}$ ,  $V_{lmin} = 2.7 \text{ V}$ : Line regulation (mV) =  $(\%/V) \times V_o \frac{(V_{lmax} - 2.7)}{100} \times 1000$ 

If  $V_O > 2.5 \text{ V}$  then  $V_{lmax} = 6 \text{ V}$ ,  $V_{lmin} = V_O + 1 \text{ V}$ : Line regulation (mV) =  $(\%/V) \times V_o \frac{[V_{lmax} - (V_o + 1)]}{100} \times 1000$ 

 $I_{O}$  = 1 mA to 250 mA for Regulator 1 and 1 mA to 125 mA for Regulator 2.

SLVS301D-JUNE 2000-REVISED DECEMBER 2007



### **ELECTRICAL CHARACTERISTICS (continued)**

Over recommended operating junction temperature range ( $T_J = -40^{\circ}C$  to +125°C),  $V_{IN1}$  or  $V_{IN2} = V_{OUT(nom)} + 1$  V,  $I_O = 1$  mA,  $\overline{EN} = 0$  V, and  $C_{OUT} = 33~\mu F$  (unless otherwise noted).


PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT
PG1/PG2 Terminal						
Minimum input voltage for valid PGx	$I_{(PGx)} = 300 \mu A,$	V <sub>(PGx)</sub> ≤ 0.8 V		1.0	1.3	V
Trip threshold voltage	V <sub>O</sub> decreasing		92	95	98	%V <sub>OUT</sub>
Hysteresis voltage	Measured at V <sub>O</sub>			0.5		%V <sub>OUT</sub>
$t_{r(PGx)}$	Rising edge deglitch			30		μs
Output low voltage	V <sub>IN</sub> = 2.7V,	$I_{(PGx)} = 1 \text{ mA}$		0.15	0.4	V
Leakage current	$V_{(PGx)} = 6V$				1	μΑ
EN1/EN2 Terminal						
High-level ENx input voltage			2			V
Low-level ENx input voltage					0.7	V
Input current (ENx)			-1		1	μΑ
MR Terminal	1					
High-level input voltage			2			V
Low-level input voltage					0.7	V
Falling edge delay	Measured at V <sub>O</sub>			140		μs
Pull-up current source				6		μΑ
V <sub>OUT1</sub> Terminal						
Dropout voltage <sup>(4)</sup>	$I_O = 250 \text{ mA}, V_{IN1} = 3.$	2 V T <sub>J</sub> = +25°C		83		mV
Dropout voitage (*)	$I_O = 250 \text{ mA}, V_{IN1} = 3.$	2 V			140	mv
Peak output current	2 ms pulse width			750		mA
Discharge transistor current	V <sub>OUT1</sub> = 1.5 V			7.5		mA
V <sub>OUT2</sub> Terminal	1					
Peak output current	2 ms pulse width			375		mA
Discharge transistor current	V <sub>OUT2</sub> = 1.5 V			7.5		mA
FB Terminal						
Input current: TPS70802	FB = 1.8 V			1		μΑ

<sup>(4)</sup> Input voltage  $(V_{IN1} \text{ or } V_{IN2}) = V_{O(typ)} - 100 \text{ mV}$ . For 1.5-V, 1.8-V, and 2.5-V regulators, the dropout voltage is limited by input voltage range. The 3.3-V regulator input is set to 3.2 V to perform this test.



### **DEVICE INFORMATION**


### **Fixed Voltage Version**



A. For most applications, V<sub>SENSE1</sub> and V<sub>SENSE2</sub> should be externally connected to V<sub>OUT1</sub> and V<sub>OUT2</sub>, respectively, as close as possible to the device. For other implementations, refer to SENSE terminal connection discussion in the *Application Information* section.




### **Adjustable Voltage Version**



A. For most applications, FB1 and FB2 should be externally connected to resistor dividers as close as possible to the device. For other implementations, refer to FB terminals connection discussion in the *Application Information* section




### **RESET** Timing Diagram



NOTE A: V<sub>RES</sub> is the minimum input voltage for a valid RESET. The symbol V<sub>RES</sub> is not currently listed within EIA or JEDEC standards for semiconductor symbology.

### **PG1 Timing Diagram**




NOTES A:  $V_{PG1}$  is the minimum input voltage for a valid PG. The symbol  $V_{PG1}$  is not currently listed within EIA or JEDEC standards for semiconductor symbology.

Copyright © 2000–2007, Texas Instruments Incorporated

B:  $V_{IT-}$  trip voltage is typically 5% lower than the output voltage (95% $V_0$ ).  $V_{IT-}$  to  $V_{IT+}$  is the hysteresis voltage.



### PG2 Timing Diagram (assuming V<sub>IN1</sub> already powered up)



NOTE A:  $V_{IT_{-}}$  trip voltage is typically 5% lower than the output voltage (95% $V_{0}$ ).  $V_{IT_{-}}$  to  $V_{IT_{+}}$  is the hysteresis voltage.

### **TERMINAL FUNCTIONS**

TERMINAL		1/0	DESCRIPTION				
NAME	NO.	I/O	DESCRIPTION				
EN1	5	I	Active low enable for V <sub>OUT1</sub>				
EN2	6	I	Active low enable for V <sub>OUT2</sub>				
GND	8	_	Ground				
MR	4	I	Manual reset input, active low, pulled up internally				
NC	1, 11, 20	_	No connection				
PG1	16	0	Open drain output, low when V <sub>OUT1</sub> voltage is less than 95% of the nominal regulated voltage				
PG2	15	0	Open drain output, low when V <sub>OUT2</sub> voltage is less than 95% of the nominal regulated voltage				
RESET	7	I	Open drain output, SVS (power-on reset) signal, active low				
V <sub>IN1</sub>	2, 3	I	Input voltage of regulator 1				
V <sub>IN2</sub>	9, 10	I	Input voltage of regulator 2				
V <sub>OUT1</sub>	18, 19	0	Output voltage of regulator 1				
$V_{OUT2}$	12, 13	0	Output voltage of regulator 2				
V <sub>SENSE2</sub> /FB2	14	I	Regulator 2 output voltage sense/regulator 2 feedback for adjustable				
V <sub>SENSE1</sub> /FB1	17	I	Regulator 1 output voltage sense/regulator 1 feedback for adjustable				





### **Detailed Description**

The TPS708xx low dropout regulator family provides dual regulated output voltages with independent enable functions. These devices provide fast transient response and high accuracy with small output capacitors, while drawing low quiescent current. Other features are integrated SVS (power-on reset, RESET) and power good (PG1, PG2) that monitor output voltages and provide logic output to the system. These differentiated features provide a complete power solution.

The TPS708xx, unlike many other LDOs, features very low quiescent current that remains virtually constant even with varying loads. Conventional LDO regulators use a PNP pass element, the base current of which is directly proportional to the load current through the regulator ( $I_B = I_C/\beta$ ). The TPS708xx uses a PMOS transistor to pass current; because the gate of the PMOS is voltage-driven, operating current is low and stable over the full load range.

### **Pin Functions**

### Enable (EN1, EN2)

The  $\overline{EN}$  terminals are inputs that enable or shut down each respective regulator. If  $\overline{EN}$  is at a voltage high signal, the respective regulator is in shutdown mode. When  $\overline{EN}$  goes to voltage low, the respective regulator is enabled.

### Power-Good (PG1, PG2)

The PG terminals are open drain, active high output terminals that indicate the status of each respective regulator. When  $V_{OUT1}$  reaches 95% of its regulated voltage, PG1 goes to a high impedance state. When  $V_{OUT2}$  reaches 95% of its regulated voltage, PG2 goes to a high impedance state. Each PG goes to a low impedance state when its respective output voltage is pulled below 95% (that is, goes to an overload condition) of its regulated voltage. The open drain outputs of the PG terminals require a pull-up resistor.

### **Manual Reset Pin**

 $\overline{MR}$  is an active low input terminal used to trigger a reset condition. When  $\overline{MR}$  is pulled to logic low, a POR ( $\overline{RESET}$ ) occurs. The terminal has a 6- $\mu$ A pull-up current to  $V_{INJ}$ .

### Sense (V<sub>SENSE1</sub>, V<sub>SENSE2</sub>)

The sense terminals of fixed-output options must be connected to the regulator outputs, and the connection should be as short as possible. Internally, the sense terminal connects to high-impedance, wide-bandwidth amplifiers through a resistor-divider network and noise pickup feeds through to the regulator output. It is essential to route the sense connection in such a way as to minimize or avoid noise pickup. Adding RC networks between sense terminals and V<sub>OUT</sub> terminals to filter noise is not recommended because these networks can cause the regulators to oscillate.

SLVS301D-JUNE 2000-REVISED DECEMBER 2007



### FB1 and FB2

FB1 and FB2 are input terminals used for adjustable-output devices and must be connected to the external feedback resistor divider. FB1 and FB2 connections should be as short as possible. It is essential to route them in such a way as to minimize or avoid noise pickup. Adding RC networks between FB terminals and V<sub>OUT</sub> terminals to filter noise is not recommended because these networks can cause the regulators to oscillate.

### **RESET** Indicator

The TPS708xx features a  $\overline{RESET}$  (SVS, POR, or power on reset).  $\overline{RESET}$  can be used to drive power on reset circuitry or a low-battery indicator.  $\overline{RESET}$  is an active low, open drain output that indicates the status of the manual reset pin ( $\overline{MR}$ ). When  $\overline{MR}$  is in a high-impedance state,  $\overline{RESET}$  goes to a high impedance state after a 120-ms delay. To monitor  $V_{OUT2}$ , the PG1 output pin can be connected to  $\overline{MR}$ . To monitor  $V_{OUT2}$ , the PG2 output pin can be connected to  $\overline{MR}$ . The open drain output of the  $\overline{RESET}$  terminal requires a pull-up resistor. If  $\overline{RESET}$  is not used, it can be left floating.

### V<sub>IN1</sub> and V<sub>IN2</sub>

 $V_{IN1}$  and  $V_{IN2}$  are inputs to each regulator. Internal bias voltages are powered by  $V_{IN1}$ .

### V<sub>OUT1</sub> and V<sub>OUT2</sub>


V<sub>OUT1</sub> and V<sub>OUT2</sub> are output terminals of each regulator.




### **TYPICAL CHARACTERISTICS**


### **Table of Graphs**


			FIGURE
V	Output voltage	vs Output current	Figure 1 to Figure 3
V <sub>O</sub> Out	Output voltage	vs Junction temperature	Figure 4 to Figure 5
	Ground current	vs Junction temperature	Figure 6
PSRR	Power-supply rejection ratio	vs Frequency	Figure 7 to Figure 10
	Output spectral noise density	vs Frequency	Figure 11 to Figure 14
Z <sub>O</sub>	Output impedance	vs Frequency	Figure 15 to Figure 18
	Drangut valtage	vs Temperature	Figure 19 and Figure 20
	Dropout voltage	vs Input voltage	Figure 21 and Figure 22
	Load transient response		Figure 23 and Figure 24
	Line transient response (V <sub>OUT1</sub> )		Figure 25
	Line transient response (V <sub>OUT2</sub> )		Figure 26
Vo	Output voltage	vs Time (start-up)	Figure 27 and Figure 28
	Equivalent series resistance (ESR)	vs Output current	Figure 30 to Figure 33


























Figure 7.

# TPS70851 POWER-SUPPLY REJECTION RATIO VS FREQUENCY



TPS70851
POWER-SUPPLY REJECTION RATIO
vs
FREQUENCY




Figure 8.

# TPS70851 POWER-SUPPLY REJECTION RATIO vs FREQUENCY




Figure 10.



## OUTPUT SPECTRAL NOISE DENSITY VS FREQUENCY




Figure 11.

## OUTPUT SPECTRAL NOISE DENSITY vs FREQUENCY





Figure 12.

## OUTPUT SPECTRAL NOISE DENSITY VS FREQUENCY



# OUTPUT SPECTRAL NOISE DENSITY VS FREQUENCY






Figure 14.









### OUTPUT IMPEDANCE vs FREQUENCY




Figure 16.

### OUTPUT IMPEDANCE vs FREQUENCY





Figure 18.












Figure 21.

















Figure 25.

Figure 26.








Figure 29. Test Circuit for Typical Regions of Stability





TYPICAL REGION OF STABILITY

### TYPICAL REGION OF STABILITY EQUIVALENT SERIES RESISTANCE(1)



### TYPICAL REGION OF STABILITY EQUIVALENT SERIES RESISTANCE(1) vs OUTPUT CURRENT





Figure 31.

### TYPICAL REGION OF STABILITY EQUIVALENT SERIES RESISTANCE(1) vs OUTPUT CURRENT



<sup>(1)</sup> Equivalent series resistance (ESR) refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to Co.




### APPLICATION INFORMATION


### **Sequencing Timing Diagrams**

This section provides a number of timing diagrams showing how this device functions in different configurations.

**Application condition:**  $V_{IN1}$  and  $V_{IN2}$  are tied to the same fixed input voltage greater than  $V_{UVLO}$ . PG2 is tied to  $\overline{MR}$ .

 $\overline{EN1}$  and  $\overline{EN2}$  are initially high; therefore, both regulators are off, and PG1 and PG2 (tied to  $\overline{MR}$ ) are at logic low. Since  $\overline{MR}$  is at logic low,  $\overline{RESET}$  is also at logic low. When  $\overline{EN1}$  is taken to logic low,  $V_{OUT1}$  turns on. Later, when  $\overline{EN2}$  is taken to logic low,  $V_{OUT2}$  turns on. When  $V_{OUT1}$  reaches 95% of its regulated output voltage, PG1 goes to logic high. When  $V_{OUT2}$  reaches 95% of its regulated output voltage, PG2 (tied to  $\overline{MR}$ ) goes to logic high. When  $V_{IN1}$  is greater than  $V_{UVLO}$  and  $\overline{MR}$  (tied to PG2) is at logic high,  $\overline{RESET}$  is pulled to logic high after a 120-ms delay. When  $\overline{EN1}$  and  $\overline{EN2}$  return to logic high, both devices power down and both PG1, PG2 (tied to  $\overline{MR2}$ ), and  $\overline{RESET}$  return to logic low.






NOTES: A.  $t_1$ : Time at which  $V_{IN}$  is greater than  $V_{UVLO}$  and  $\overline{MR}$  is logic high. B. The timing diagram is not drawn to scale.


Figure 34. Timing When V<sub>OUT1</sub> Is Enabled Before V<sub>OUT2</sub>



**Application condition:**  $V_{IN1}$  and  $V_{IN2}$  are tied to the same fixed input voltage greater than  $V_{UVLO}$ .  $\overline{MR}$  is initially logic high but is eventually toggled.

 $\overline{EN1}$  and  $\overline{EN2}$  are initially high; therefore, both regulators are off, and PG1 and PG2 are at logic low. Since  $V_{IN1}$  is greater than  $V_{UVLO}$  and  $\overline{MR}$  is at logic high,  $\overline{RESET}$  is also at logic high. When  $\overline{EN2}$  is taken to logic low,  $V_{OUT2}$  turns on. Later, when  $\overline{EN1}$  is taken to logic low,  $V_{OUT1}$  turns on. When  $V_{OUT2}$  reaches 95% of its regulated output voltage, PG2 goes to logic high. When  $V_{OUT1}$  reaches 95% of its regulated output voltage, PG1 goes to logic high. When  $\overline{MR}$  is taken to logic low,  $\overline{RESET}$  is taken low. When  $\overline{MR}$  returns to logic high,  $\overline{RESET}$  returns to logic high after a 120-ms delay.






NOTES: A.  $t_1$ : Time at which  $V_{IN}$  is greater than  $V_{UVLO}$  and  $\overline{MR}$  is logic high. B. The timing diagram is not drawn to scale.


Figure 35. Timing When MR is Toggled



**Application condition:**  $V_{IN1}$  and  $V_{IN2}$  are tied to same fixed input voltage greater than  $V_{UVLO}$ . PG1 is tied to  $\overline{MR}$ .

 $\overline{EN1}$  and  $\overline{EN2}$  are initially high; therefore, both regulators are off, and PG1 (tied to  $\overline{MR}$ ) and PG2 are at logic low. Since  $\overline{MR}$  is at logic low,  $\overline{RESET}$  is also at logic low. When  $\overline{EN2}$  is taken to logic low,  $V_{OUT2}$  turns on. Later, when  $\overline{EN1}$  is taken to logic low,  $V_{OUT1}$  turns on. When  $V_{OUT2}$  reaches 95% of its regulated output voltage, PG2 goes to logic high. When  $V_{OUT1}$  reaches 95% of its regulated output voltage, PG1 goes to logic high. When  $V_{IN1}$  is greater than  $V_{UVLO}$  and  $\overline{MR}$  (tied to PG2) is at logic high,  $\overline{RESET}$  is pulled to logic high after a 120-ms delay. When a fault on  $V_{OUT1}$  causes it to fall below 95% of its regulated output voltage, PG1 (tied to  $\overline{MR}$ ) goes to logic low. Since  $\overline{MR}$  is logic low,  $\overline{RESET}$  goes to logic low.  $V_{OUT2}$  is unaffected.





NOTES: A.  $t_1$ : Time at which  $V_{IN}$  is greater than  $V_{UVLO}$  and  $\overline{MR}$  is logic high. B. The timing diagram is not drawn to scale.

Figure 36. Timing When There is a Fault on V<sub>OUT1</sub>



### **APPLICATION INFORMATION**

### **Input Capacitor**

For a typical application, an input bypass capacitor (0.1  $\mu$ F to 1  $\mu$ F) is recommended. This capacitor will filter any high frequency noise generated in the line. For fast transient conditions where droop at the input of the LDO may occur because of high inrush current, it is recommended to place a larger capacitor at the input as well. The size of this capacitor depends on the output current and response time of the main power supply, as well as the distance to the  $V_I$  pins of the LDO.

### **Output Capacitor**

As with most LDO regulators, the TPS708xx requires an output capacitor connected between OUT and GND to stabilize the internal control loop. The minimum recommended capacitance values are 10- $\mu$ F ceramic capacitors with an ESR (equivalent series resistance) between 50-m $\Omega$  and 2.5- $\Omega$  or 6.8- $\mu$ F tantalum capacitors with ESR between 250 m $\Omega$  and 4  $\Omega$ . Solid tantalum electrolytic, aluminum electrolytic, and multilayer ceramic capacitors with capacitance values greater than 10  $\mu$ F are all suitable, provided they meet the requirements described above. Larger capacitors provide a wider range of stability and better load transient response. Table 1 gives a partial listing of surface-mount capacitors suitable for use with the TPS708xx for fast transient response application.

This information, along with the ESR graphs, is included to assist in selection of suitable capacitance for user applications. When necessary to achieve low height requirements along with high output current and/or high load capacitance, several higher ESR capacitors can be used in parallel to meet the guidelines above.

Table 1. Partial Listing of TPS708xx-Compatible Surface-Mount Capacitors

VALUE	MANUFACTURER	MAX ESR	MFR PART NO.
22 μF	Kemet	345 mΩ	7495C226K0010AS
33 μF	Sanyo	100 mΩ	10TPA33M
47 μF	Sanyo	100 mΩ	6TPA47M
68 μF	Sanyo	45 mΩ	10TPC68M

### **ESR and Transient Response**

LDOs typically require an external output capacitor for stability. In fast transient response applications, capacitors are used to support the load current while the LDO amplifier is responding. In most applications, one capacitor is used to support both functions.

Besides its capacitance, every capacitor also contains parasitic impedances. These parasitic impedances are resistive as well as inductive. The resistive impedance is called *equivalent series resistance* (ESR), and the inductive impedance is called *equivalent series inductance* (ESL). The equivalent schematic diagram of any capacitor can therefore be drawn as shown in Figure 37.



Figure 37. ESR and ESL

In most cases one can neglect the effect of inductive impedance ESL. Therefore, the following application focuses mainly on the parasitic resistance ESR.

Figure 38 shows the output capacitor and its parasitic resistances in a typical LDO output stage.




Figure 38. LDO Output Stage with Parasitic Resistances ESR

In steady state (dc state condition), the load current is supplied by the LDO (solid arrow) and the voltage across the capacitor is the same as the output voltage ( $V_{(CO)} = V_{OUT}$ ). This condition means no current is flowing into the  $C_O$  branch. If  $I_{OUT}$  suddenly increases (a transient condition), the following results occur:

- The LDO is not able to supply the sudden current need because of its response time. Therefore, capacitor C<sub>O</sub> provides the current for the new load condition (dashed arrow). C<sub>O</sub> now acts like a battery with an internal resistance, ESR. Depending on the current demand at the output, a voltage drop occurs at R<sub>ESR</sub>. This voltage is shown as V<sub>ESR</sub> in Figure 38.
- When C<sub>O</sub> is conducting current to the load, initial voltage at the load will be V<sub>O</sub> = V<sub>(CO)</sub> V<sub>ESR</sub>. As a result of the discharge of C<sub>O</sub>, the output voltage V<sub>O</sub> drops continuously until the response time t<sub>1</sub> of the LDO is reached and the LDO resumes supplying the load. From this point, the output voltage starts rising again until it reaches the regulated voltage. This period is shown as t<sub>2</sub> in Figure 39.






Figure 39. Correlation of Different ESRs and Their Influence on the Regulation of  $V_0$  at a Load Step from Low-to-High Output Current

Figure 39 also shows the impact of different ESRs on the output voltage. The left brackets show different levels of ESRs where number 1 displays the lowest and number 3 displays the highest ESR.

From above, the following conclusions can be drawn:

- The higher the ESR, the larger the droop at the beginning of load transient.
- The smaller the output capacitor, the faster the discharge time and the greater the voltage droop during the LDO response period.

### Programming the TPS70802 Adjustable LDO Regulator


The output voltage of the TPS70802 adjustable regulators is programmed using external resistor dividers as shown in Figure 40.

Resistors R1 and R2 should be chosen for approximately a 50- $\mu$ A divider current. Lower value resistors can be used, but offer no inherent advantage and waste more power. Higher values should be avoided as leakage currents at the sense terminal increase the output voltage error. The recommended design procedure is to choose R2 = 30.1 k $\Omega$  to set the divider current at approximately 50  $\mu$ A, and then calculate R1 using Equation 1:

$$R1 = \left(\frac{V_{OUT}}{V_{REF}} - 1\right) \times R2 \tag{1}$$

### where:

• V<sub>REF</sub> = 1.224 V typ (the internal reference voltage)



### OUTPUT VOLTAGE PROGRAMMING GUIDE

OUTPUT VOLTAGE	R1	R2	UNIT
2.5 V	31.6	30.1	kΩ
3.3 V	51.1	30.1	kΩ
3.6 V	59.0	30.1	kΩ

Figure 40. TPS70802 Adjustable LDO Regulator Programming

### **Regulator Protection**

Both TPS708xx PMOS-pass transistors have built-in back diodes that conduct reverse currents when the input voltage drops below the output voltage (for example, during power-down). Current is conducted from the output to the input and is not internally limited. When extended reverse voltage is anticipated, external limiting may be appropriate.

The TPS708xx also features internal current limiting and thermal protection. During normal operation, the TPS708xx regulator 1 limits output current to approximately 1.6 A (typ) and regulator 2 limits output current to approximately 750 mA (typ). When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds +150°C (typ), thermal-protection circuitry shuts it down. Once the device has cooled below +130°C (typ), regulator operation resumes.



### **Power Dissipation and Junction Temperature**

Specified regulator operation is assured to a junction temperature of +125°C; the maximum junction temperature should be restricted to +125°C under normal operating conditions. This restriction limits the power dissipation the regulator can handle in any given application. To ensure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation,  $P_{D(max)}$ , and the actual dissipation,  $P_D$ , which must be less than or equal to  $P_{D(max)}$ .

The maximum-power-dissipation limit is determined using the following equation:

$$P_{D(max)} = \frac{T_{J} \max - T_{A}}{R_{\theta JA}}$$
 (2)

#### where:

- T<sub>Jmax</sub> is the maximum allowable junction temperature
- R<sub>eJA</sub> is the thermal resistance junction-to-ambient for the package, that is, 32.6°C/W for the 20-terminal PWP with no airflow.
- T<sub>A</sub> is the ambient temperature

The regulator dissipation is calculated using:

$$P_{D} = (V_{I} - V_{O}) \times I_{O}$$
(3)

Power dissipation resulting from quiescent current is negligible. Excessive power dissipation triggers the thermal protection circuit.

www.ti.com 14-Oct-2022

### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPS70802PWP	ACTIVE	HTSSOP	PWP	20	70	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT70802	Samples
TPS70802PWPG4	ACTIVE	HTSSOP	PWP	20	70	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT70802	Samples
TPS70845PWP	ACTIVE	HTSSOP	PWP	20	70	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT70845	Samples
TPS70848PWP	ACTIVE	HTSSOP	PWP	20	70	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT70848	Samples
TPS70851PWP	ACTIVE	HTSSOP	PWP	20	70	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT70851	Samples
TPS70851PWPR	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT70851	Samples
TPS70858PWP	ACTIVE	HTSSOP	PWP	20	70	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT70858	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



### **PACKAGE OPTION ADDENDUM**

www.ti.com 14-Oct-2022

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Aug-2022

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS70851PWPR	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 9-Aug-2022



### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TPS70851PWPR	HTSSOP	PWP	20	2000	350.0	350.0	43.0	

### **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Aug-2022

### **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TPS70802PWP	PWP	HTSSOP	20	70	530	10.2	3600	3.5
TPS70802PWPG4	PWP	HTSSOP	20	70	530	10.2	3600	3.5
TPS70845PWP	PWP	HTSSOP	20	70	530	10.2	3600	3.5
TPS70848PWP	PWP	HTSSOP	20	70	530	10.2	3600	3.5
TPS70851PWP	PWP	HTSSOP	20	70	530	10.2	3600	3.5
TPS70858PWP	PWP	HTSSOP	20	70	530	10.2	3600	3.5

PWP (R-PDSO-G20)

### PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.

  E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.



### PWP (R-PDSO-G20) PowerPAD™ SMALL PLASTIC OUTLINE

### THERMAL INFORMATION

This PowerPAD<sup>TM</sup> package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

Exposed Thermal Pad Dimensions

4206332-15/AO 01/16

NOTE: A. All linear dimensions are in millimeters

<u>/A</u> Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments



### PWP (R-PDSO-G20)

### PowerPAD™ PLASTIC SMALL OUTLINE



### NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated