TPS62300, TPS62301, TPS62302 TPS62303, TPS62304, TPS62305, TPS62311, TPS62313, TPS62315, TPS62320, TPS62321

SLVS528E-JULY 2004-REVISED NOVEMBER 2007

500-mA, 3-MHz SYNCHRONOUS STEP-DOWN CONVERTER IN CHIP SCALE PACKAGING

FEATURES

- Up to 93% Efficiency at 3-MHz Operation
- Up to 500-mA Output Current at $V_1 = 2.7 \text{ V}$
- 3-MHz Fixed Frequency Operation
- Best in Class Load and Line Transient
- **Complete 1-mm Component Profile Solution**
- -0.5% / +1.3% PWM DC Voltage Accuracy Over **Temperature**
- 35-ns Minimum On-Time
- **Power-Save Mode Operation at Light Load** Currents
- **Fixed and Adjustable Output Voltage**
- Only 86-µA Quiescent Current
- 100% Duty Cycle for Lowest Dropout
- Synchronizable On the Fly to External Clock Signal
- **Integrated Active Power-Down Sequencing** (TPS6232x only)
- Available in a 10-Pin QFN (3 x 3 mm), 8-Pin NanoFree[™], and NanoStar[™] (CSP) Packaging

APPLICATIONS

- Cell Phones, Smart-Phones
- WLAN and Bluetooth™ Applications
- **Micro DC-DC Converter Modules**
- PDAs, Pocket PCs
- **USB-Based DSL Modems**
- **Digital Cameras**




Figure 1. Smallest Solution Size Application (Fixed Output Voltage)

DESCRIPTION

TPS623xx device is a high-frequency synchronous step-down dc-dc converter optimized for battery-powered portable applications. Intended for low-power applications, the TPS623xx supports up to 500-mA load current and allows the use of tiny, low cost chip inductor and capacitors.

The device is ideal for mobile phones and similar portable applications powered by a single-cell Li-lon battery or by 3-cell NiMH/NiCd batteries. With an output voltage range from 5.4 V down to 0.6 V, the device supports the low-voltage TMS320™ DSP family, processors in smart-phones, PDAs as well as notebooks, and handheld computers.

The TPS62300 operates at 3-MHz fixed switching frequency and enters the power-save mode operation at light load currents to maintain high efficiency over the entire load current range. For low noise applications, the device can be forced into fixed frequency PWM mode by pulling the MODE/SYNC pin high. The device can also be synchronized to an external clock signal in the range of 3 MHz. In the shutdown mode, the current consumption is reduced to less than 1 μA.

The TPS623xx is available in a 10-pin leadless package (3 x 3 mm QFN) and an 8-pin chip-scale package (CSP).




Figure 2. Efficiency vs Load Current

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

NanoFree, NanoStar, TMS320 are trademarks of Texas Instruments. Bluetooth is a trademark of Bluetooth SIG, Inc. PowerPAD is a trademark of Texas Instsruments.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

T _A	PART NUMBER	OUTPUT VOLTAGE	UNDERVOLTAGE LOCKOUT	PACKAGE	ORDERING ⁽¹⁾⁽²⁾	PACKAGE MARKING
	TDCccccc	A -1: 4 - 1-1 -	2.4 V	QFN-10	TPS62300DRC	AMN
	TPS62300	Adjustable	2.4 V	CSP-8	TPS62300YZD	N/A
	TPS62301	1.5 V	2.4 V	QFN-10	TPS62301DRC	AMO
	17502301	1.5 V	2.4 V	CSP-8	TPS62301YZD	N/A
	TPS62302	1.6 V	2.4 V	QFN-10	TPS62302DRC	AMQ
	17502302	1.0 V	2.4 V	CSP-8	TPS62302YZD	N/A
	TPS62303	1.8 V	2.4 V	QFN-10	TPS62303DRC	AMR
	17502303	1.6 V	2.4 V	CSP-8	TPS62303YZD	
	TD000004	4.0.1/	2.4 V	QFN-10	TPS62304DRC	AMS
	TPS62304	1.2 V	2.4 V	CSP-8	TPS62304YZD	N/A
-40°C to 85°C	TDCCCCC	4.075.1/	2.4 V	QFN-10	TPS62305DRC	ANU
	TPS62305	1.875 V	2.4 V	CSP-8	TPS62305YZD	N/A
	TPS62311	1.5 V	2 V	CSP-8	TPS62311YZD	N/A
	TPS62313	1.8 V	2 V	CSP-8	TPS62313YZD	N/A
	TPS62315	1.875 V	2 V	CSP-8	TPS62315YZ	N/A
			2.4 V	QFN-10	TPS62320DRC	AMX
	TPS62320	Adjustable	2.4 V	CSP-8	TPS62320YZD	N/A
			2.4 V	CSP-8	TPS62320YED	N/A
			2.4 V	QFN-10	TPS62321DRC	AMY
	TPS62321	1.5 V	2.4 V	CSP-8	TPS62321YZD	N/A
			2.4 V	CSP-8	TPS62321YED	N/A

⁽¹⁾ The YZD, YED and YZ packages are available in tape and reel. Add a R suffix (e.g. TPS62300YxDR) to order quantities of 3000 parts. Add a T suffix (e.g. TPS62300YxDT) to order quantities of 250 parts. The DRC package is available in tape and reel. Add a R suffix (e.g. TPS62300DRCR) to order quantities of 3000 parts.

⁽²⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.



ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)(1)

		UNIT
	Voltage at VIN, AVIN ⁽²⁾	-0.3 V to 7 V
	Voltage at SW (2)	-0.3 V to 7 V
V_{I}	Voltage at FB, ADJ	-0.3 V to 3.6 V
	Voltage at EN, MODE/SYNC (2)	-0.3 V to V _I + 0.3 V
	Voltage at VOUT ⁽²⁾	0.3 V to 5.4 V
Io	Continuous output current	500 mA
	Power dissipation	Internally limited
T _A	Operating temperature range	-40°C to 85°C
T _J (max)	Maximum operating junction temperature	150°C
T _{stg}	Storage temperature range	-65°C to 150°C
	Human body model at AVIN, FB, ADJ, EN, MODE_SYNC, VOUT	2 kV
ESD ating ⁽³⁾	Human body model at VIN, SW	1 kV
amig	Charge device model	1.5 kV

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

⁽²⁾ All voltage values are with respect to network ground terminal.

⁽³⁾ The human body model is a 100-pF capacitor discharged through a 1.5-k Ω resistor into each pin.



DISSIPATION RATINGS⁽¹⁾

PACKAGE	R _{θJA} ⁽²⁾	POWER RATING FOR T _A ≤ 25°C	DERATING FACTOR ABOVE T _A = 25°C
DRC	49°C/W	2050 mW	21 mW/°C
YZD	250°C/W	400 mW	4 mW/°C
YED	250°C/W	400 mW	4 mW/°C
YZ	250°C/W	400 mW	4 mW/°C

⁽¹⁾ Maximum power dissipation is a function of $T_J(max)$, θ_{JA} and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = \prod_{J} (max) - T_A J / \theta_{JA}$ This thermal data is measured with low-K board (1 layer board according to JESD51-7 JEDEC standard).

ELECTRICAL CHARACTERISTICS

 V_{I} = 3.6 V, V_{O} = 1.6 V, EN = V_{I} , MODE/SYNC = GND, L = 1 μ H, C_{O} = 10 μ F, T_{A} = -40°C to 85°C, typical values are at $T_A = 25^{\circ}C$ (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CUR	RENT					·	
VI	Input voltage range			2.7		6	V
		TPS6230x TPS6232x	I _O = 0 mA. PFM mode enabled, device not switching		86	105	μΑ
IQ	Operating quiescent	TPS6231x	I _O = 0 mA. PFM mode enabled, device not switching		86	120	μΑ
·Q	current	TPS6230x TPS6231x TPS6232x	I _O = 0 mA. Switching with no load (MODE/SYNC = VIN)		3.6		mA
I _(SD)	Shutdown current		EN = GND		0.1	1	μΑ
UVLO	Undervoltage	TPS6230x TPS6232x			2.40	2.55	V
	lockout threshold	TPS6231x			2.00	2.20	V
ENABLE, MO	DE/SYNC						
V _(EN)	EN high-level input vol	tage		1.2			V
V _(MODE/SYNC)	MODE/SYNC high-leve	el input voltage		1.3			V
V _(EN) , V _(MODE/SYNC)	EN, MODE/SYNC low- voltage	level input				0.4	V
I _(EN) , I _(MODE/SYNC)	EN, MODE/SYNC input leakage current		EN, MODE/SYNC = GND or VIN		0.01	1	μΑ
POWER SWIT	ГСН						
	P-channel MOSFET	TPS6230x	V _I = V _(GS) = 3.6 V		420	750	mΩ
r _{DS(on)}	on resistance	TPS6231x TPS6232x	V _I = V _(GS) = 2.8 V		520	1000	mΩ
I_{lkg}	P-channel leakage cur	rent, PMOS	V _(DS) = 6 V			1	μΑ
r _{DS(on)}	N-channel MOSFET or	n resistance	$V_{I} = V_{(GS)} = 3.6 \text{ V}$		330	750	mΩ
1D2(0H)	TV ORIGINION WOOT ET OF	110010101100	$V_1 = V_{(GS)} = 2.8 \text{ V}$		400	1000	mΩ
$R_{(DIS)}$	Discharge resistor for p sequence (TPS6232x				30	50	Ω
I _{lkg}	N-channel leakage cur	rent, NMOS	V _(DS) = 6 V			1	μΑ
	P-MOS current limit		2.7 V ≤ V _I ≤ 6 V	670	780	890	mA
	N-MOS current limit - s	sourcing	2.7 V ≤ V _I ≤ 6 V	550	720	890	mA
	N-MOS current limit - s	sinking	2.7 V ≤ V _I ≤ 6 V	-460	-600	-740	mA
	Input current limit unde conditions	er short-circuit	V _O = 0 V		390		mA
	Thermal shutdown				150		°C
	Thermal shutdown hys	teresis			20		°C





ELECTRICAL CHARACTERISTICS (continued)


 V_{I} = 3.6 V, V_{O} = 1.6 V, EN = V_{I} , MODE/SYNC = GND, L = 1 $\mu H,$ C_{O} = 10 $\mu F,$ T_{A} = -40°C to 85°C, typical values are at T_{A} = 25°C (unless otherwise noted)

	PARAMETER		TEST CON	IDITIONS	MIN	TYP	MAX	UNIT
OSCILLAT	OR							
f _{SW}	Oscillator frequency				2.65	3	3.35	MHz
f _(SYNC)	Synchronization range				2.65		3.35	MHz
	Duty cycle of external of	clock signal			20%		80%	
OUTPUT			1		•			
Vo	Adjustable output voltage range	TPS62300 TPS62320			0.6		5.4	V
V _(FB)	Regulated feedback voltage	TPS62300 TPS62320				0.4		V
A _(PT)	DC power train amplific (V _O /V _(ADJ))	ation			1.496	1.5	1.504	
t _{on(MIN)}	Minimum on-time (P-ch MOSFET)	annel				35		ns
	Resistance into VOUT	sense pin			700	1000		kΩ
	Resistance into ADJ pir	n	V _(FB) > 0.4 V		700	1000	1300	kΩ
I _(FB)	Feedback input bias current	TPS62300 TPS62320	V _(FB) = 0.4 V			1		nA
	Adjustable output voltage ⁽¹⁾	TPS62300 TPS62320			-2%		+2%	
	Fixed output voltage	TPS6230x TPS62311 TPS62313 TPS6232x	2.7 V \leq V ₁ \leq 6 V, 0 mA \leq I _O PFM/PWM mode operation	_(DC) ≤ 500 mA	-2%		+2%	
	Fixed output voltage	TPS62304			-2%		+2.5%	
		TPS62305 TPS62315	_		-2%		+2.7%	
Vo	Adjustable output	TPS62300		T _A = 25°C	-0.5%		+1.3%	
v 0	voltage dc accuracy ⁽¹⁾	TPS62320		-40°C ≤ T _A ≤ 85°C	-0.5%		+1.3%	
		TPS6230x		T _A = 25°C	-0.5%		+1.3%	
		TPS62311 TPS62313 TPS6232x	PWM mode operation, V _I = 3.6 V, No Load	-40°C ≤ T _A ≤ 85°C	-0.5%		+1.3%	
	Fixed output voltage dc accuracy	TD000004	V = 3.0 V, NO LOAU	T _A = 25°C	-0.5%		+1.8%	
	de decaracy	TPS62304		-40°C ≤ T _A ≤ 85°C	-0.5%		+1.8%	
		TPS62305		T _A = 25°C	-0.3%		+1.7%	
		TPS62315		$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85^{\circ}\text{C}$	-0.5%		+2%	
	DC output voltage load	regulation	$I_O = 0$ mA to 500 mA, MOD		-0.001	-0.002	%/mA	
	DC output voltage load (power train in direct dr		$V_{(ADJ)}$ externally forced to 1. $I_O = 0$ mA to 500 mA, MOD	067 V, E/SYNC = V _I		-0.0003	-0.0006	%/mA
	DC output voltage line	regulation	V _I = V _O + 0.5 V (min 2.7 V) 6 V, I _O = 100 mA, MODE/S		0.11	0.2	%/V	
	DC output voltage line (power train in direct dr		$V_{(ADJ)}$ externally forced to 1. $V_1 = V_O + 0.5 \text{ V (min 2.7 V)}$ $I_O = 100 \text{ mA, MODE/SYNC}$	to 6 V		0.035	0.1	%/V
	Integrator slew rate				100	150	200	μV/μs
ΔV _O	Power-save mode rippl	e voltage	I _O = 1 mA, MODE/SYNC =	GND		0.025 V _O		V _{P-P}
	Start-up time		I _O = 200 mA, Time from act		250		μs	
	Leakage current into S	W pin	$V_I > V_O$, $0 \ V \le V_{(SW)} \le VIN$,		0.1	1	^	
I _{lkg}	Reverse leakage currer	nt into SW pin	V _I = open, V _(SW) = 6 V, EN =	= GND		0.1	1	μΑ

⁽¹⁾ Output voltage specification for the adjustable version does not include tolerance of external voltage programming resistors.



PIN ASSIGNMENTS




TERMINAL FUNCTIONS

EN 3 B2 I mode. Pulling this pin to V _I enables the device. This pin must not be left floating and must be terminated. This is the internal reference voltage used to regulate V _O . This pin is not connected on fixed or voltage version of TPS6230xDRC and TPS6232xDRC. Do not connect ADJ pin on fixed outprovoltage version of TPS6230xYZD, TPS6231xYZD, TPS6231xYZ and TPS6232xYxD. On TPS62300 and TPS62320, this pin can also be used as an external control input. The out voltage is 1.5x the applied voltage at ADJ. This is the feedback pin of the device. For the adjustable version, an external resistor divider connected to this pin. The internal voltage divider is disabled for the adjustable version. This not connect the FB pin on the fixed output voltage version of TPS6230xDRC and TPS6232xDRC. Do not connect the FB pin on the fixed output voltage version of TPS6230xYZD, TPS6231xYZD, TPS6231xYZD and TPS6232xYXD. VOUT 6 D1 I Output feedback sense input. Connect VOUT to the converter's output. AGND 7 Analog ground. Connect to PGND via the PowerPADTM underneath IC. Input for synchronization to external clock signal. This pin must not be left floating and must be terminated. Synchronizes the converter switching frequency to an external clock signal MODE/SYNC = LOW (GND): The device is operating in fixed frequency pulse width modulating mode (PWM) at high-load currents and in pulse frequency modulation mode (PFM) at light locurrents. MODE/SYNC = HIGH (VIN): Low-noise mode enabled, fixed frequency PWM operation force PGND 9 A1 Power ground. This is the switch pin of the converter and is connected to the drain of the internal Power MOSFETs.	-								
NAME QFN CSP VIN 1 A2 I Supply voltage for output power stage. AVIN 2 I This is the input voltage pin of the device. Connect directly to the input bypass capacitor. This is the enable pin of the device. Connect directly to the input bypass capacitor. This is the enable pin of the device. Connecting this pin to ground forces the device into shut mode. Pulling this pin to V₁ enables the device. This pin must not be left floating and must be terminated. ADJ 4 C2 I/O This is the internal reference voltage used to regulate V₀. This pin is not connected on fixed ovoltage version of TPS6230xDRC and TPS6232xPRC. Do not connect ADJ pin on fixed outp voltage version of TPS6230xDRC and TPS6231xYZ pnS6231xYZ and TPS6232xYXC. On TPS62300 and TPS6232xD, TPS6231xYZD, TPS6231xYZ and TPS6232xYXD. This is the feedback pin of the device. For the adjustable version, an external resistor divider connected to this pin. The internal voltage divider is disabled for the adjustable version. This not connected to this pin. The internal voltage version of TPS6230xDRC and TPS6232xDRC. Do not connect the FB pin on the fixed output voltage version of TPS6230xYZD, TPS6231xYZD, TPS6231xYZ and TPS6232xYXD. VOUT 6 D1 I Output feedback sense input. Connect VOUT to the converter's output. AGND 7 Analog ground. Connect to PGND via the PowerPAD™ underneath IC. Input for synchronization to external clock signal. This pin must not be left floating and must be terminated. Synchronizes the converter switching frequency to an external clock signal MODE/SYNC = LOW (GND): The device is operating in fixed frequency pulse width model (PWM) at high-load currents and in pulse frequency modulation mode (PFM) at light loc currents. MODE/SYNC = HIGH (VIN): Low-noise mode enabled, fixed frequency PWM operation force PGND 9 A1 Power ground. This is the switch pin of the converter and is connected to the drain of the internal Power MOSFETs.	TERM	/INAL							
AVIN 2 I This is the input voltage pin of the device. Connect directly to the input bypass capacitor. This is the enable pin of the device. Connect directly to the input bypass capacitor. This is the enable pin of the device. Connecting this pin to ground forces the device into shut mode. Pulling this pin to V ₁ enables the device. This pin must not be left floating and must be terminated. This is the internal reference voltage used to regulate V ₀ . This pin is not connected on fixed on voltage version of TPS6230xDRC and TPS6232xDRC. Do not connect ADJ pin on fixed out voltage version of TPS6230xYZD, TPS6231xYZ and TPS6232xYXD. On TPS62300 and TPS6230x, this pin can also be used as an external control input. The out voltage is 1.5x the applied voltage at ADJ. This is the feedback pin of the device. For the adjustable version, an external resistor divider connected to this pin. The internal voltage divider is disabled for the adjustable version. This not connected to this pin. The internal voltage version of TPS6230xYDD, TPS6231xYZD, TPS6231xYZ and TPS6233xYXD. VOUT 6 D1 I Output feedback sense input. Connect VOUT to the converter's output. AGND 7 Analog ground. Connect to PGND via the PowerPADT [™] underneath IC. Input for synchronization to external clock signal. This pin must not be left floating and must be terminated. Synchronizes the converter switching frequency to an external clock signal mode (PVM) at high-load currents and in pulse frequency modulation mode (PFM) at light locurrents. MODE/SYNC = LOW (GND): The device is operating in fixed frequency PWM operation force PGND 9 A1 Power ground. This is the switch pin of the converter and is connected to the drain of the internal Power MOSFETs.			1/0	DESCRIPTION					
This is the enable pin of the device. Connecting this pin to ground forces the device into shut mode. Pulling this pin to V ₁ enables the device. This pin must not be left floating and must be terminated. ADJ 4 C2 I/O This is the internal reference voltage used to regulate V ₀ . This pin is not connected on fixed ovoltage version of TPS6230xDRC and TPS6232xDRC. Do not connect ADJ pin on fixed outp voltage version of TPS6230xYZD, TPS6231xYZD, TPS6231xYZ and TPS6232xYXD. On TPS62300 and TPS6230x, this pin can also be used as an external control input. The out voltage is 1.5x the applied voltage at ADJ. This is the feedback pin of the device. For the adjustable version, an external resistor divider connected to this pin. The internal voltage divider is disabled for the adjustable version. This not connected on fixed output voltage version of TPS6230xDRC and TPS6232xDRC. Do not connected to the FB pin on the fixed output voltage version of TPS6230xYZD, TPS6231xYZD, TPS6231xYZD and TPS6233xYZD and TPS6233xYXD. VOUT 6 D1 I Output feedback sense input. Connect VOUT to the converter's output. AGND 7 Analog ground. Connect to PGND via the PowerPAD™ underneath IC. Input for synchronization to external clock signal. This pin must not be left floating and must be terminated. Synchronizes the converter switching frequency to an external clock signal mode (PWM) at high-load currents and in pulse frequency modulation mode (PFM) at light locurrents. MODE/SYNC = HIGH (VIN): Low-noise mode enabled, fixed frequency PWM operation force PGND 9 A1 Power ground. This is the switch pin of the converter and is connected to the drain of the internal Power MOSFETs.	VIN	1	A2	I	Supply voltage for output power stage.				
EN 3 B2 I mode. Pulling this pin to V _I enables the device. This pin must not be left floating and must be terminated. This is the internal reference voltage used to regulate V _O . This pin is not connected on fixed of voltage version of TPS6230xDRC and TPS6232xDRC. Do not connect ADJ pin on fixed outpout voltage version of TPS6230xYZD, TPS6231xYZD, TPS6231xYZ and TPS6232xYxD. On TPS62300 and TPS62320, this pin can also be used as an external control input. The outpout voltage is 1.5x the applied voltage at ADJ. This is the feedback pin of the device. For the adjustable version, an external resistor divider connected to this pin. The internal voltage divider is disabled for the adjustable version. This not connected to this pin. The internal voltage version of TPS6230xDRC and TPS6232xDRC. Do not connect the FB pin on the fixed output voltage version of TPS6230xYZD, TPS6231xYZD, TPS6231	AVIN	2		I	This is the input voltage pin of the device. Connect directly to the input bypass capacitor.				
ADJ 4 C2 I/O Voltage version of TPS6230xDRC and TPS6232xDRC. Do not connect ADJ pin on fixed outp voltage version of TPS6230xYZD, TPS6231xYZ and TPS6232xYxD. On TPS62300 and TPS62320, this pin can also be used as an external control input. The out voltage is 1.5x the applied voltage at ADJ. This is the feedback pin of the device. For the adjustable version, an external resistor divider connected to this pin. The internal voltage divider is disabled for the adjustable version. This not connect the FB pin on the fixed output voltage version of TPS6230xDRC and TPS6232xDRC. Do not connect the FB pin on the fixed output voltage version of TPS6230xYZD, TPS6231xYZD, TPS6231xYZ and TPS6232xYxD. VOUT 6 D1 I Output feedback sense input. Connect VOUT to the converter's output. AGND 7 Analog ground. Connect to PGND via the PowerPADTM underneath IC. Input for synchronizes the converter switching frequency to an external clock signal. This pin must not be left floating and must be terminated. Synchronizes the converter switching frequency to an external clock signal MODE/SYNC = LOW (GND): The device is operating in fixed frequency pulse width modulatin mode (PVMM) at high-load currents and in pulse frequency modulation mode (PFM) at light locurrents. MODE/SYNC = HIGH (VIN): Low-noise mode enabled, fixed frequency PWM operation force PGND 9 A1 Power ground. SW 10 B1 I/O This is the switch pin of the converter and is connected to the drain of the internal Power MOSFETs.	EN	3	B2	I	This is the enable pin of the device. Connecting this pin to ground forces the device into shutdown mode. Pulling this pin to V _I enables the device. This pin must not be left floating and must be terminated.				
voltage is 1.5x the applied voltage at ADJ. This is the feedback pin of the device. For the adjustable version, an external resistor divider connected to this pin. The internal voltage divider is disabled for the adjustable version. This not connected on fixed output voltage version of TPS6230xDRC and TPS6232xDRC. Do not connect the FB pin on the fixed output voltage version of TPS6230xYZD, TPS6231xYZD, TPS6231xYZ and TPS6232xYxD. VOUT 6 D1 I Output feedback sense input. Connect VOUT to the converter's output. AGND 7 Analog ground. Connect to PGND via the PowerPADTM underneath IC. Input for synchronization to external clock signal. This pin must not be left floating and must be terminated. Synchronizes the converter switching frequency to an external clock signal MODE/SYNC = LOW (GND): The device is operating in fixed frequency pulse width modulating mode (PWM) at high-load currents and in pulse frequency modulation mode (PFM) at light locurrents. MODE/SYNC = HIGH (VIN): Low-noise mode enabled, fixed frequency PWM operation force PGND 9 A1 Power ground. SW 10 B1 I/O This is the switch pin of the converter and is connected to the drain of the internal Power MOSFETs.	ADJ	4	C2	I/O	This is the internal reference voltage used to regulate V_0 . This pin is not connected on fixed output voltage version of TPS6230xDRC and TPS6232xDRC. Do not connect ADJ pin on fixed output voltage version of TPS6230xYZD, TPS6231xYZD, TPS6231xYZ and TPS6232xYxD.				
Connected to this pin. The internal voltage divider is disabled for the adjustable version. This not connected on fixed output voltage version of TPS6230xDRC and TPS6232xDRC. Do not connect the FB pin on the fixed output voltage version of TPS6230xYZD, TPS6231xYZD,					On TPS62300 and TPS62320, this pin can also be used as an external control input. The output voltage is 1.5x the applied voltage at ADJ.				
AGND 7 Analog ground. Connect to PGND via the PowerPAD TM underneath IC. Input for synchronization to external clock signal. This pin must not be left floating and must be terminated. Synchronizes the converter switching frequency to an external clock signal MODE/SYNC = LOW (GND): The device is operating in fixed frequency pulse width modulating mode (PWM) at high-load currents and in pulse frequency modulation mode (PFM) at light local currents. MODE/SYNC = HIGH (VIN): Low-noise mode enabled, fixed frequency PWM operation force PGND 9 A1 Power ground. SW 10 B1 I/O This is the switch pin of the converter and is connected to the drain of the internal Power MOSFETs.	FB	5	D2	I					
MODE/SYNC 8 C1 Input for synchronization to external clock signal. This pin must not be left floating and must be terminated. Synchronizes the converter switching frequency to an external clock signal MODE/SYNC = LOW (GND): The device is operating in fixed frequency pulse width modulating mode (PWM) at high-load currents and in pulse frequency modulation mode (PFM) at light local currents. MODE/SYNC = HIGH (VIN): Low-noise mode enabled, fixed frequency PWM operation force PGND 9 A1 Power ground. This is the switch pin of the converter and is connected to the drain of the internal Power MOSFETs.	VOUT	6	D1	I	Output feedback sense input. Connect VOUT to the converter's output.				
MODE/SYNC 8 C1 I terminated. Synchronizes the converter switching frequency to an external clock signal MODE/SYNC = LOW (GND): The device is operating in fixed frequency pulse width modulati mode (PWM) at high-load currents and in pulse frequency modulation mode (PFM) at light load currents. MODE/SYNC = HIGH (VIN): Low-noise mode enabled, fixed frequency PWM operation force PGND 9 A1 Power ground. SW 10 B1 I/O This is the switch pin of the converter and is connected to the drain of the internal Power MOSFETs.	AGND	7			Analog ground. Connect to PGND via the PowerPAD™ underneath IC.				
mode (PWM) at high-load currents and in pulse frequency modulation mode (PFM) at light locurrents. MODE/SYNC = HIGH (VIN): Low-noise mode enabled, fixed frequency PWM operation force PGND 9 A1 Power ground. SW 10 B1 I/O This is the switch pin of the converter and is connected to the drain of the internal Power MOSFETs.					Input for synchronization to external clock signal. This pin must not be left floating and must be terminated. Synchronizes the converter switching frequency to an external clock signal				
PGND 9 A1 Power ground. SW 10 B1 I/O This is the switch pin of the converter and is connected to the drain of the internal Power MOSFETs.	MODE/SYNC	8	C1	I	MODE/SYNC = LOW (GND): The device is operating in fixed frequency pulse width modulation mode (PWM) at high-load currents and in pulse frequency modulation mode (PFM) at light load currents.				
SW 10 B1 I/O This is the switch pin of the converter and is connected to the drain of the internal Power MOSFETs.					MODE/SYNC = HIGH (VIN): Low-noise mode enabled, fixed frequency PWM operation forced.				
MOSFETs.	PGND	9	A1		Power ground.				
PowerPADTM N/A Internally connected to PGND	sw	10	B1	I/O					
1 OWER AD 1 19/A Internally Confected to Pond.	PowerPAD™			N/A	Internally connected to PGND.				




FUNCTIONAL BLOCK DIAGRAM



NOTE A: For the adjustable versions (TPS62300 and TPS62320) the internal feedback divider is disabled.

PARAMETER MEASUREMENT INFORMATION




List of Components: U1 = TPS6230x L1 = FDK MIPW3226 Series C1, C2 = X5R/X7R




TYPICAL CHARACTERISTICS

Table of Graphs


			FIGURE
		vs Load current	3, 4, 5, 6
η	Efficiency	vs Input voltage	7
	Line transient response		8
	Load transient response		9, 10, 11, 12, 13, 14, 15, 16
Vo	DC output voltage	vs Load current	17
V _{FB}	Regulated feedback voltage	vs Temperature	18
IQ	No load quiescent current	vs Input voltage	19
f _s	Switching frequency	vs Temperature	20
	Duty cycle jitter		21
	P-channel MOSFET r _{DS(on)}	vs Input voltage	22
r _{DS(on)}	N-channel MOSFET r _{DS(on)}	vs Input voltage	23
	PWM operation		24
	Power-save mode operation		25
	Dynamic voltage management		26, 27
	Start-up		28, 29
	Power down (TPS6232x)		30











3.6 3.9 4.2 4.5 4.8 5.1


V_I – Input Voltage – V Figure 7.

0 ____


t - Time - 100 μs/div


Figure 8.







































Figure 23.

vs INPUT VOLTAGE 700 $^{
m LDS(on)}$ – Static Drain-Source On-Resistance – m $^{
m CO}$ 650 600 $T_A = 85^{\circ}C$ 550 500 T_A = 25°C 450 400 350 $T_A = -40$ °C 300 250 200 3 4.5 5 5.5 2.5 6

V_I - Input Voltage - V

Figure 22.

P-CHANNEL r_{DS(ON)}






Figure 24.











DETAILED DESCRIPTION

OPERATION

The TPS6230x, TPS6231x, and TPS6232x are synchronous step-down converters typically operating with a 3-MHz fixed frequency pulse width modulation (PWM) at moderate to heavy load currents. At light load currents, the converter operates in power-save mode with pulse frequency modulation (PFM). The operating frequency is set to 3 MHz and can be synchronized *on-the-fly* to an external oscillator.

During PWM operation, the converter uses a unique fast response, voltage mode, controller scheme with input voltage feed-forward. This achieves best-in-class load and line response and allows the use of tiny inductors and small ceramic input and output capacitors. At the beginning of each switching cycle, the P-channel MOSFET switch is turned on and the inductor current ramps up until the comparator trips and the control logic turns off the switch.

The device integrates two current limits, one in the P-channel MOSFET and another one in the N-channel MOSFET. When the current in the P-channel MOSFET reaches its current limit, the P-channel MOSFET is turned off and the N-channel MOSFET is turned on. When the current in the N-channel MOSFET is above the N-MOS current limit threshold, the N-channel MOSFET remains on until the current drops below its current limit. The current limit in the N-channel MOSFET is important for small duty-cycle operation when the current in the inductor does not decrease because of the P-channel MOSFET current limit delay, or because of start-up conditions where the output voltage is low.



POWER-SAVE MODE

With decreasing load current, the device automatically switches into pulse skipping operation in which the power stage operates intermittently based on load demand. By running cycles periodically, the switching losses are minimized, and the device runs with a minimum quiescent current and maintaining high efficiency.

In power-save mode, the converter only operates when the output voltage trips below a set threshold voltage (-1.5% $V_{O(NOMINAL)}$). It ramps up the output voltage with several pulses and goes into power-save mode once the output voltage exceeds the nominal output voltage. As a consequence, the average output voltage is slightly lower than its nominal value in the power-save mode operation.

The output current at which the PFM/PWM transition occurs is approximated by Equation 1:

$$I_{PFM/PWM} = \frac{V_{O}}{V_{I}} \times \frac{V_{I} - V_{O}}{2 \times L \times f_{SW}}$$
(1)

- I_{PFM/PWM}: output current at which PFM/PWM transition occurs
- f_{SW}: switching frequency (3-MHz typical)
- L: inductor value




Figure 31. Power-Save Mode Threshold

MODE SELECTION AND FREQUENCY SYNCHRONIZATION

The MODE/SYNC pin is a multipurpose pin which allows mode selection and frequency synchronization. Connecting this pin to GND enables the automatic PWM and power-save mode operation. The converter operates in fixed frequency PWM mode at moderate to heavy loads and in the PFM mode during light loads, which maintains high efficiency over a wide load current range.

Pulling the MODE/SYNC pin high forces the converter to operate in the PWM mode even at light load currents. The advantage is that the converter operates with a fixed frequency that allows simple filtering of the switching frequency for noise-sensitive applications. In this mode, the efficiency is lower compared to the power-save mode during light loads. For additional flexibility, it is possible to switch from power-save mode to forced PWM mode during operation. This allows efficient power management by adjusting the operation of the converter to the specific system requirements.

The TPS6230x, TPS6231x, and TPS6232x can also be synchronized to an external 3-MHz clock signal by the MODE/SYNC pin. During synchronization, the mode is set to fixed-frequency operation and the P-channel MOSFET turnon is synchronized to the falling edge of the external clock. This creates the ability for multiple converters to be connected together in a master-slave configuration for frequency matching of the converters (see the application section for more details, Figure 37).

SOFT START

The TPS6230x, TPS6231x, and TPS6232x have an internal soft-start circuit that limits the inrush current during start-up. This prevents possible input voltage drops when a battery or a high-impedance power source is connected to the input of the converter. The soft start is implemented as a digital circuit increasing the switch current in steps of typically 195 mA, 390 mA, 585 mA, and the typical switch current limit of 780 mA.

The current limit transitions to the next step every 256 clocks (\approx 88 μ s). To be able to switch from 390 mA to 585 mA current limit step, the output voltage needs to be higher than 0.5 x $V_{O(NOM)}$, otherwise, the parts continues to operate at the 390-mA current limit. This mechanism is used to limit the output current under short-circuit conditions. Therefore, the start-up time mainly depends on the output capacitor and load current.



LOW-DROPOUT OPERATION 100% DUTY CYCLE

In 100% duty cycle mode, the TPS6230x, TPS6231x, and TPS6232x offer a low input-to-output voltage difference. In this mode, the P-channel MOSFET is constantly turned on. This is particularly useful in battery-powered applications to achieve the longest operation time by taking full advantage of the whole battery voltage range. The minimum input voltage to maintain regulation, depending on the load current and output voltage, can be calculated as:

- $V_{I(MIN)} = V_{O(MAX)} + I_{O(MAX)} \times (r_{DS(on) MAX} + R_L)$
- I_{O(MAX)}: Maximum output current
- r_{DS(on) MAX}: Maximum P-channel switch r_{DS(on)}
- R_L: DC resistance of the inductor
- V_{O(MAX)} : nominal output voltage plus maximum output voltage tolerance

ENABLE

The device starts operation when EN is set high and starts up with the soft start as previously described.

Pulling the EN pin low forces the device into shutdown, with a shutdown quiescent current of typically 0.1 μ A. In this mode, the P and N-channel MOSFETs are turned off, the internal resistor feedback divider is disconnected, and the entire internal-control circuitry is switched off. When an output voltage is present during shutdown mode, which can be caused by an external voltage source or super capacitor, the reverse leakage is specified under electrical characteristics. For proper operation, the EN pin must be terminated and must not be left floating.

In addition, the TPS6232x devices integrate a resistor, typically 35 Ω , to actively discharge the output capacitor when the device turns off. The required time to discharge the output capacitor at V_{Ω} depends on load current.

UNDERVOLTAGE LOCKOUT

The undervoltage lockout circuit prevents the device from misoperation at low input voltages. It prevents the converter from turning on the switch or rectifier MOSFET under undefined conditions.

The TPS6231x devices have a UVLO threshold set to 2 V (typical). Fully functional operation is permitted down to 2.4 V input voltage. EN is set low for input voltages lower than 2.4 V to avoid the possibility of misoperation.

TPS6231x devices are to be considered where the user requires direct control of the turn-off sequence as part of a larger power management system.

SHORT-CIRCUIT PROTECTION

As soon as the output voltage falls below 50% of the nominal output voltage, the converter current limit is reduced by 50% of the nominal value. Because the short-circuit protection is enabled during start-up, the device does not deliver more than half of its nominal current limit until the output voltage exceeds 50% of the nominal output voltage. This needs to be considered when a load acting as a current sink is connected to the output of the converter.

THERMAL SHUTDOWN

As soon as the junction temperature, T_J , exceeds typically 150°C, the device goes into thermal shutdown. In this mode, the P- and N-channel MOSFETs are turned off. The device continues its operation when the junction temperature falls below typically 130°C again.



APPLICATION INFORMATION

ADJUSTABLE OUTPUT VOLTAGE

When the adjustable output voltage versions, TPS62300 or TPS62320, are used, the output voltage is set by the external resistor divider (see Figure 32).

The output voltage is calculated as:

$$V_{O} = 1.5 \times V_{ref} \times \left(1 + \frac{R1}{R2}\right)$$
 with an internal reference voltage V_{ref} typical = 0.4 V (2)

To keep the operating quiescent current to a minimum, it is recommended that R2 be set in the range of 75 k Ω to 130 k Ω . Route the FB line away from noise sources, such as the inductor or the SW line.




Figure 32. Adjustable Output Voltage Version

OUTPUT FILTER DESIGN (INDUCTOR AND OUTPUT CAPACITOR)

The TPS6230x, TPS6231x, and TPS6232x series of step-down converters have internal loop compensation. Therefore, the external L-C filter must be selected to work with the internal compensation.

The device has been designed to operate with inductance values between a minimum of 0.7 μ H and maximum of 6.2 μ H. The internal compensation is optimized to operate with an output filter of L = 1 μ H and C_O = 10 μ F. Such an output filter has its corner frequency at:

$$f_{\rm C} = \frac{1}{2\pi \sqrt{L \times C_{\rm O}}} = \frac{1}{2\pi \sqrt{1 \, \mu H \times 10 \, \mu F}} = 50.3 \, \text{kHz}$$
 (3)

Operation with a higher corner frequency (e.g., L = 1 μ H, C_O = 4.7 μ F) is possible. However, it is recommended the loop stability be checked in detail. Selecting a larger output capacitor value (e.g., 22 μ F) is less critical because the corner frequency moves to lower frequencies with fewer stability problems. The possible output filter combinations are listed in Table 1.

Regardless of the inductance value, operation is recommended with 10- μ F output capacitor in applications with high-load transients (e.g., \geq 1600 mA/ μ s).

Table 1. Output Filter Combinations

INDUCTANCE (L)	OUTPUT CAPACITANCE (Co)
1 μΗ	≥ 4.7 µF (ceramic capacitor)
2.2 μΗ	≥ 2.2 µF (ceramic capacitor)

The inductor value also has an impact on the pulse skipping operation. The transition into power-save mode begins when the valley inductor current goes below a level set internally. Lower inductor values result in higher ripple current which occurs at lower load currents. This results in a dip in efficiency at light load operations.

INDUCTOR SELECTION

Even though the inductor does not influence the operating frequency, the inductor value has a direct effect on the ripple current. The selected inductor has to be rated for its dc resistance and saturation current. The inductor ripple current (ΔI_L) decreases with higher inductance and increases with higher V_I or V_O .

$$\Delta I_{L} = \frac{V_{O}}{V_{I}} \times \frac{V_{I} - V_{O}}{L \times f_{SW}} \qquad \qquad \Delta I_{L(MAX)} = I_{O(MAX)} + \frac{\Delta I_{L}}{2}$$
(4)

with: f_{SW} = switching frequency (3 MHz typical)

L = inductor value

 ΔI_L = peak-to-peak inductor ripple current

 $I_{L(MAX)}$ = maximum inductor current

Normally, it is advisable to operate with a ripple of less than 30% of the average output current. Accepting larger values of ripple current allows the use of low inductances, but results in higher output voltage ripple, greater core losses, and lower output current capability.

The total losses of the coil consist of both the losses in the DC resistance $(R_{(DC)})$ and the following frequency-dependent components:

- The losses in the core material (magnetic hysteresis loss, especially at high switching frequencies)
- Additional losses in the conductor from the skin effect (current displacement at high frequencies)
- Magnetic field losses of the neighboring windings (proximity effect)
- Radiation losses

The following inductor series from different suppliers have been used with the TPS6230x, TPS6231x, and TPS6232x converters.

MANUFACTURER	SERIES	DIMENSIONS
FDK	MIPW3226	$3.2 \times 2.6 \times 1 = 8.32 \text{ mm}^3$
	MIPSA2520	$2.5 \times 2.0 \times 1.2 = 6 \text{ mm}^3$
Murata	LQM2HP	$2.5 \times 2.0 \times 1.2 = 6 \text{ mm}^3$
	LQ CB2016	2 x 1.6 x 1.6 = 5.12 mm ³
Taiyo Yuden	LQ CB2012	2 x 1.2 x 1.2 = 2.88 mm ³
	LQ CBL2012	$2 \times 1.2 \times 1 = 2.40 \text{ mm}^3$
TDK	VLF3010AT	$2.8 \times 2.6 \times 1 = 7.28 \text{ mm}^3$
Coilcraft	LPS3010	$3.3 \times 3.3 \times 1 = 10.89 \text{ mm}^3$
JFE	32R1560	$3.2 \times 2.5 \times 0.6 = 4.8 \text{ mm}^3$

Table 2. List of Inductors

OUTPUT CAPACITOR SELECTION

The advanced fast-response voltage mode control scheme of the TPS6230x, TPS6231x, and TPS6232x allows the use of tiny ceramic capacitors. Ceramic capacitors with low ESR values have the lowest output voltage ripple and are recommended. The output capacitor requires either an X7R or X5R dielectric. Y5V and Z5U dielectric capacitors, aside from their wide variation in capacitance over temperature, become resistive at high frequencies.

At nominal load current, the device operates in PWM mode and the overall output voltage ripple is the sum of the voltage spike caused by the output capacitor ESR plus the voltage ripple caused by charging and discharging the output capacitor:

$$\Delta V_{O} = \frac{V_{O}}{V_{I}} \times \frac{V_{I} - V_{O}}{L \times f_{SW}} \times \left(\frac{1}{8 \times C_{O} \times f_{SW}} + ESR\right), \text{ maximum for high } V_{I}$$
(5)

At light loads, the device operates in power-save mode and the output voltage ripple is independent of the output capacitor value. The output voltage ripple is set by the internal comparator thresholds and propagation delays. The typical output voltage ripple is 1.5% of the nominal output voltage V_O .



INPUT CAPACITOR SELECTION

Because of the nature of the buck converter having a pulsating input current, a low ESR input capacitor is required to prevent large voltage transients that can cause misbehavior of the device or interferences with other circuits in the system. For most applications, a $2.2-\mu F$ or $4.7-\mu F$ capacitor is sufficient.

Take care when using only ceramic input capacitors. When a ceramic capacitor is used at the input and the power is being supplied through long wires, such as from a wall adapter, a load step at the output can induce ringing at the VIN pin. This ringing can couple to the output and be mistaken as loop instability or could even damage the part.

CHECKING LOOP STABILITY

The first step of circuit and stability evaluation is to look from a steady-state perspective at the following signals:

- Switching node, SW
- Inductor current, I_L
- Output ripple voltage, V_{O(AC)}

These are the basic signals that need to be measured when evaluating a switching converter. When the switching waveform shows large duty cycle jitter or the output voltage or inductor current shows oscillations, the regulation loop may be unstable. This is often a result of board layout and/or L-C combination.

As a next step in the evaluation of the regulation loop, the load transient response is tested. The time between the application of the load transient and the turn on of the P-channel MOSFET, the output capacitor must supply all of the current required by the load. V_O immediately shifts by an amount equal to $\Delta I_{(LOAD)}$ x ESR, where ESR is the effective series resistance of C_O . $\Delta I_{(LOAD)}$ begins to charge or discharge C_O generating a feedback error signal used by the regulator to return V_O to its steady-state value.

During this recovery time, V_O can be monitored for settling time, overshoot or ringing that helps judge the converter's stability. Without any ringing, the loop has usually more than 45° of phase margin.

Because the damping factor of the circuitry is directly related to several resistive parameters (e.g., MOSFET $r_{DS(on)}$) that are temperature dependant, the loop stability analysis has to be done over the input voltage range, load current range, and temperature range.

PROGRAMMING THE OUTPUT VOLTAGE WITH A DAC

On TPS62300 and TPS62320 devices, the output voltage can be dynamically programmed to any voltage between 0.6 V and V_I (or 5.4 V whichever is lower) with an external DAC driving the ADJ and FB pins (see Figure 33). The output voltage is then equal to $A_{(PT)}$ x $V_{(DAC)}$ with a *Power Train* amplification $A_{(PT)}$ typical = 1.5.

When the output voltage is driven low, the converter reduces its output quickly in forced PWM mode, boosting the output energy back to the input. If the input is not connected to a low-impedance source capable of absorbing the energy, the input voltage can rise above the absolute maximum voltage of the part and get damaged. The faster V_O is commanded low, the higher is the voltage spike at the input.

For best results, ramp the ADJ/FB signal as slow as the application allows. To avoid over-slew of the regulation loop of the converter, avoid abrupt changes in output voltage of > 300 mV/ μ s (depending on V_I, output voltage step size and L/C combination). If ramp control is unavailable, an RC filter can be inserted between the DAC output and ADJ/FB pins to slow down the control signal.




Figure 33. Filtering the DAC Voltage



LAYOUT CONSIDERATIONS

As for all switching power supplies, the layout is an important step in the design. High-speed operation of the TPS6230x, TPS6231x, and TPS6232x devices demand careful attention to PCB layout. Care must be taken in board layout to get the specified performance. If the layout is not carefully done, the regulator could show poor line and/or load regulation, stability issues as well as EMI problems. It is critical to provide a low inductance, impedance ground path. Therefore, use wide and short traces for the main current paths as indicated in bold on Figure 34.

The input capacitor should be placed as close as possible to the IC pins as well as the inductor and output capacitor. Use a common ground node for power ground and a different one for control ground (AGND) to minimize the effects of ground noise. Connect these ground nodes together (star point) underneath the IC and make sure that small signal components returning to the AGND pin do not share the high current path of C1 and C2.

The output voltage sense line (VOUT) should be connected right to the output capacitor and routed away from noisy components and traces (e.g., SW line). Its trace should be minimized and shielded by a guard-ring connected to the reference ground. The voltage setting resistive divider should be placed as close as possible to the AGND pin of the IC.




Figure 34. Layout Diagram




Figure 35. Suggested QFN Layout (Top)




Figure 36. Suggested QFN Layout (Bottom)



THERMAL INFORMATION

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependant issues such as thermal coupling, airflow, added heat sinks, and convection surfaces, and the presence of other heat-generating components, affect the power-dissipation limits of a given component

Three basic approaches for enhancing thermal performance are listed below:

- Improving the power dissipation capability of the PCB design
- · Improving the thermal coupling of the component to the PCB
- Introducing airflow in the system

The maximum recommended junction temperature (T_J) of the TPS6230x, TPS6231x, and TPS6232x devices is 125°C. The thermal resistance of the 8-pin CSP package (YZD, YZ and YED) is $R_{\theta JA} = 250$ °C/W. Specified regulator operation is specified to a maximum ambient temperature T_A of 85°C. Therefore, the maximum power dissipation is about 160 mW. More power can be dissipated if the maximum ambient temperature of the application is lower, or if the PowerPADTM package (DRC) is used.

$$P_{D(MAX)} = \frac{T_{J(MAX)} - T_{A}}{R_{\theta JA}} = \frac{125^{\circ}C - 85^{\circ}C}{250^{\circ}C/W} = 160 \text{ mW}$$
(6)


CHIP SCALE PACKAGE DIMENSIONS

The TPS6230x, TPS6231x, and TPS6232x are also available in an 8-bump chip scale package (YZD, YZ NanoFreeTM and YED, NanoStarTM). The package dimensions are given as:

- $D = 1.970 \pm 0.05 \text{ mm}$
- $E = 0.970 \pm 0.05 \text{ mm}$



APPLICATION EXAMPLES



List of Components: L1, L2 = Taiyo Yuden LQ CB2016 C_{IN} , C1, C2, = X5R/X7R Ceramic Capacitor

Figure 37. Dual, Out-of-Phase, 3-MHz, 500-mA Step-Down Regulator Features Less Than 50-mm² Total Solution Size




Figure 38. Speed-Up Circuitry for Fast Turnon Time







Figure 39. Dynamic Voltage Management Using I²C I/F



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.

The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

Æ Metalized features are supplier options and may not be on the package.






THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground or power plane (whichever is applicable), or alternatively, a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No—Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

DRC (S-PDSO-N10)




- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
 - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



YED (R-XBGA-N8)

DIE-SIZE BALL GRID ARRAY



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - Ç. NanoStar™ package configuration.
 - Devices in YED package can have dimension D ranging from 1.85 to 2.65 mm and dimension E ranging from 0.85 to 1.65 mm.


 To determine the exact package size of a particular device, refer to the device datasheet or contact a local TI representative.
 - Reference Product Data Sheet for array population. 4 x 2 matrix pattern is shown for illustration only.
 - F. This package contains tin-lead (SnPb) balls. Refer to YZD (Drawing #4205057) for lead-free balls.

NanoStar is a trademark of Texas Instruments.



YZD (R-XBGA-N8)

DIE-SIZE BALL GRID ARRAY



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.

Devices in YZD package can have dimension D ranging from 1.85 to 2.65 mm and dimension E ranging from 0.85 to 1.65 mm.

To determine the exact package size of a particular device, refer to the device datasheet or contact a local TI representative.


Reference Product Data Sheet for array population. 4 x 2 matrix pattern is shown for illustration only.

F. This package contains lead—free balls.

Refer to YED (Drawing #4204180) for tin—lead (SnPb) balls.

NanoFree is a trademark of Texas Instruments.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.
- Dimension D ranging from 1.85 to 2.65 mm and dimension E ranging from 0.85 to 1.65 mm.

 To determine the exact package size of a particular device, refer to the device datasheet or contact a local TI representative.

YZ Wafer Chip-Scale Package Dimensions

www.ti.com 14-Oct-2022

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPS62300DRCR	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	AMN	Samples
TPS62301DRCR	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	AMO	Samples
TPS62302DRCR	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	AMQ	Samples
TPS62303DRCR	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	AMR	Samples
TPS62304DRCR	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	AMS	Samples
TPS62305DRCR	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ANU	Samples
TPS62320DRCR	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	AMX	Samples
TPS62321DRCR	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	AMY	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

www.ti.com 14-Oct-2022

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 12-Feb-2019

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS62300DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62301DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62302DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62303DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62304DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62305DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62320DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62321DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

www.ti.com 12-Feb-2019



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS62300DRCR	VSON	DRC	10	3000	350.0	350.0	43.0
TPS62301DRCR	VSON	DRC	10	3000	350.0	350.0	43.0
TPS62302DRCR	VSON	DRC	10	3000	350.0	350.0	43.0
TPS62303DRCR	VSON	DRC	10	3000	350.0	350.0	43.0
TPS62304DRCR	VSON	DRC	10	3000	350.0	350.0	43.0
TPS62305DRCR	VSON	DRC	10	3000	350.0	350.0	43.0
TPS62320DRCR	VSON	DRC	10	3000	350.0	350.0	43.0
TPS62321DRCR	VSON	DRC	10	3000	350.0	350.0	43.0

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated