

# LM4030 SOT-23 Ultra-High Precision Shunt Voltage Reference

Check for Samples: LM4030

DESCRIPTION

#### **FEATURES**

- High Output Voltage Accuracy 0.05%
- Low Temperature Coefficient 10 ppm/°C
- Extended Temperature Operation -40-125°C
- · Excellent Thermal Hysteresis, 75ppm
- Excellent Long-Term Stability, 40ppm
- · High Immunity to Board Stress Effects
- Capable of Handling 50 mA Transients
- Voltage Options 2.5V, 4.096V
- SOT-23 Package

#### **APPLICATIONS**


- · Data Acquisition/Signal path
- Test and Measurement
- Automotive & Industrial
- Communications
- Instrumentation
- Power Management

The LM4030 is an ultra-high precision shunt voltage reference, having exceptionally high initial accuracy (0.05%) and temperature stability (10ppm/°C). The LM4030 is available with fixed voltage options of 2.5V and 4.096V. Despite the tiny SOT-23 package, the LM4030 exhibits excellent thermal hysteresis (75ppm) and long-term stability (40ppm) as well as immunity to board stress effects.


The LM4030 is designed to operate without an external capacitor, but any capacitor up to  $10\mu F$  may be used. The LM4030 can be powered off as little as  $120\mu A$  (max) but is capable of shunting up to 30mA continuously. As with any shunt reference, the LM4030 can be powered off of virtually any supply and is a simple way to generate a highly accurate system reference.

The LM4030 is available in three grades (A, B, and C). The best grade devices (A) have an initial accuracy of 0.05% with ensured temperature coefficient of 10 ppm/°C or less, while the lowest grade parts (C) have an initial accuracy of 0.15% and a temperature coefficient of 30 ppm/°C.

#### **Typical Application Circuit**



#### **Connection Diagram**



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



#### PIN DESCRIPTIONS

Pin #	Name	Function
1	N/C	No connect pin, leave floating
2	GND, N/C	Ground or no connect
3	N/C	No connect pin, leave floating
4	VREF	Reference voltsge
5	GND	Ground



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# Absolute Maximum Ratings (1)(2)

	Ť
Maximum Voltage on any input	-0.3 to 6V
Power Dissipation (T <sub>A</sub> = 25°C) <sup>(3)</sup>	350mW
Storage Temperature Range	−65°C to 150°C
Lead Temperature (soldering, 10sec)	260°C
Vapor Phase (60 sec)	215°C
Infrared (15sec)	220°C
ESD Susceptibility (4)	
Human Body Model	2kV

- Absolute Maximum Ratings indicate limits beyond which damage may occur to the device. Operating Ratings indicate conditions for which the device is intended to be functional, but do not ensure specific performance limits. For ensured specifications, see Electrical Characteristics.
- If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- Without PCB copper enhancements. The maximum power dissipation must be de-rated at elevated temperatures and is limited by T<sub>JMAX</sub> (maximum junction temperature), θ<sub>J-A</sub> (junction to ambient thermal resistance) and T<sub>A</sub> (ambient temperature). The maximum power dissipation at any temperature is:  $P_{DisSMAX} = (T_{JMAX} - T_A)/\theta_{J-A}$  up to the value listed in the Absolute Maximum Ratings.  $\theta_{J-A}$  for SOT-23 package is 220°C/W,  $T_{JMAX} = 125$ °C. The human body model is a 100 pF capacitor discharged through a 1.5 k $\Omega$  resistor into each pin.

#### **Operating Ratings**

Maximum Continuous Shunt Current	30mA
Maximum Shunt Current (<1s)	50mA
Junction Temperature Range (T <sub>J</sub> )	-40°C to +125°C

Product Folder Links: LM4030



# Electrical Characteristics LM4030-2.5 (V<sub>OUT</sub> = 2.5V)

Limits in standard type are for  $T_J = 25^{\circ}\text{C}$  only, and limits in boldface type apply over the junction temperature  $(T_J)$  range of  $40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ . Minimum and Maximum limits are ensured through test, design, or statistical correlation. Typical values represent the most likely parametric norm at  $T_J = 25^{\circ}\text{C}$ , and are provided for reference purposes only.

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Typ <sup>(2)</sup>	Max <sup>(1)</sup>	Unit
$V_{REF}$	Reverse Breakdown Voltage	I <sub>SHUNT</sub> = 120µA		2.5		V
	Reverse Breakdown Voltage Tolerance	e (I <sub>SHUNT</sub> = 120μA)	,			
	LM4030A-2.5	(A Grade - 0.05%)	-0.05		0.05	%
	LM4030B-2.5	(B Grade - 0.10%)	-0.10		0.10	%
	LM4030C-2.5	(C Grade - 0.15%)	-0.15		0.15	%
I <sub>RMIN</sub>	Minimum Operating Current				120	μA
TC	Temperature Coefficient (3)					
	LM4030A-2.5	0°C ≤ T <sub>J</sub> ≤ + 85°C			10	ppm / °C
		-40°C ≤ T <sub>J</sub> ≤ +125°C			20	ppm / °C
	LM4030B-2.5	-40°C ≤ T <sub>J</sub> ≤ +125°C			20	ppm / °C
	LM4030C-2.5	-40°C ≤ T <sub>J</sub> ≤ +125°C			30	ppm / °C
ΔV <sub>REF</sub> /ΔI <sub>SHUNT</sub>	Reverse Breakdown Voltage Change with Current	160μA ≤ I <sub>SHUNT</sub> ≤ 30mA		25	110	ppm / mA
$\Delta V_{REF}$	Long Term Stability (4)	1000 Hrs, T <sub>A</sub> = 30°C		40		ppm
V <sub>HYST</sub>	Thermal Hysteresis <sup>(5)</sup>	-40°C ≤ T <sub>J</sub> ≤ +125°C		75		ppm
V <sub>N</sub>	Output Noise Voltage (6)	0.1 Hz to 10 Hz		105		μV <sub>PP</sub>

- (1) Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlation using Statistical Quality Control.
- (2) Typical numbers are at 25°C and represent the most likely parametric norm.
- (3) Temperature coefficient is measured by the "Box" method; i.e., the maximum ΔV<sub>REF</sub> is divided by the maximum ΔT.
- (4) Long term stability is V<sub>REF</sub> @25°C measured during 1000 hrs. This measurement is taken for I<sub>R</sub> = 500 µA.
- (5) Thermal hysteresis is defined as the change in +25°C output voltage before and after cycling the device from (-40°C to 125°C) eight times.
- (6) Low frequency peak-to-peak noise measured using first-order 0.1 Hz HPF and second-order 10 Hz LPF.

#### Electrical Characteristics LM4030-4.096 (V<sub>OUT</sub> = 4.096V)

Limits in standard type are for  $T_J = 25^{\circ}\text{C}$  only, and limits in boldface type apply over the junction temperature  $(T_J)$  range of  $40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ . Minimum and Maximum limits are ensured through test, design, or statistical correlation. Typical values represent the most likely parametric norm at  $T_J = 25^{\circ}\text{C}$ , and are provided for reference purposes only.

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Typ <sup>(2)</sup>	Max <sup>(1)</sup>	Unit
$V_{REF}$	Reverse Breakdown Voltage	$I_{SHUNT} = 130\mu A$		4.096		V
	Reverse Breakdown Voltage Tolerance	e ( I <sub>SHUNT</sub> = 130μA)				
	LM4030A-4.096	(A Grade - 0.05%)	-0.05		0.05	%
	LM4030B-4.096	(B Grade - 0.10%)	-0.10		0.10	%
	LM4030C-4.096	(C Grade - 0.15%)	-0.15		0.15	%
I <sub>RMIN</sub>	Minimum Operating Current				130	μΑ
TC	Temperature Coefficient (3)					
	LM4030A-4.096	0°C ≤ T <sub>J</sub> ≤ + 85°C			10	ppm / °C
		-40°C ≤ T <sub>J</sub> ≤ +125°C			20	ppm / °C
	LM4030B-4.096	-40°C ≤ T <sub>J</sub> ≤ +125°C			20	ppm / °C
	LM4030C-4.096	-40°C ≤ T <sub>J</sub> ≤ +125°C			30	ppm / °C
$\Delta V_{REF}/\Delta I_{LOAD}$	Reverse Breakdown Voltage Change with Current	160μA ≤ I <sub>SHUNT</sub> ≤ 30mA		15	95	ppm / mA

Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlation using Statistical Quality Control.

Product Folder Links: LM4030

<sup>(2)</sup> Typical numbers are at 25°C and represent the most likely parametric norm.

<sup>(3)</sup> Temperature coefficient is measured by the "Box" method; i.e., the maximum ΔV<sub>REF</sub> is divided by the maximum ΔT.



# Electrical Characteristics LM4030-4.096 (V<sub>OUT</sub> = 4.096V) (continued)

Limits in standard type are for  $T_J = 25^{\circ}\text{C}$  only, and limits in boldface type apply over the junction temperature  $(T_J)$  range of  $40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ . Minimum and Maximum limits are ensured through test, design, or statistical correlation. Typical values represent the most likely parametric norm at  $T_J = 25^{\circ}\text{C}$ , and are provided for reference purposes only.

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Typ <sup>(2)</sup>	Max <sup>(1)</sup>	Unit
$\Delta V_{REF}$	Long Term Stability (4)	1000 Hrs, T <sub>A</sub> = 30°C		40		ppm
V <sub>HYST</sub>	Thermal Hysteresis (5)	-40°C ≤ T <sub>J</sub> ≤ +125°C		75		ppm
V <sub>N</sub>	Output Noise Voltage (6)	0.1 Hz to 10 Hz		165		$\mu V_{PP}$

- (4) Long term stability is V<sub>REF</sub> @25°C measured during 1000 hrs. This measurement is taken for I<sub>R</sub> = 500 μA.
- (5) Thermal hysteresis is defined as the change in +25°C output voltage before and after cycling the device from (-40°C to 125°C) eight times.
- (6) Low frequency peak-to-peak noise measured using first-order 0.1 Hz HPF and second-order 10 Hz LPF.

Submit Documentation Feedback



# Typical Performance Characteristics for 2.5V






Figure 1.



Reverse Breakdown Voltage Change with Current






Figure 2.






Figure 4.





Copyright © 2008-2013, Texas Instruments Incorporated Submit Documentation Feedback

Product Folder Links: LM4030

# **Typical Performance Characteristics for 4.096V**










Figure 8.






Figure 10.





Submit Documentation Feedback



# **Typical Performance Characteristics**











Figure 14.







Figure 18.



# Typical Performance Characteristics (continued) Long Term Stability ( $T_A = 25^{\circ}C$ ) Long Term Stability ( $T_A = 125^{\circ}C$ )






Figure 20.



#### **APPLICATION INFORMATION**

#### THEORY OF OPERATION

The LM4030 is an ultra-high precision shunt voltage reference, having exceptionally high initial accuracy (0.05%) and temperature stability (10ppm/°C). The LM4030 is available with fixed voltage options of 2.5V and 4.096V. Despite the tiny SOT-23 package, the LM4030 exhibits excellent thermal hysteresis (75ppm) and long-term stability (25ppm). The LM4030 is designed to operate without an external capacitor, but any capacitor up to 10  $\mu$ F may be used. The LM4030 can be powered off as little as 120  $\mu$ A (max) but is capable of shunting up to 30 mA continuously. The typical application circuit for the LM4030 is shown in Figure 21.




Figure 21. Typical Application Circuit

#### **COMPONENT SELECTION**

A resistor must be chosen to set the maximum operating current for the LM4030 (R<sub>Z</sub> in Figure 21). The value of the resistor can be calculated using the following equation:

$$R_Z = (V_{IN} - V_{REF})/(I_{MIN\_OPERATING} + I_{LOAD\_MAX})$$
 (1

 $R_Z$  is chosen such that the total current flowing through  $R_Z$  is greater than the maximum load current plus the minimum operating current of the reference itself. This ensures that the reference is never starved for current. Running the LM4030 at higher currents is advantageous for reducing noise. The reverse dynamic impedance of the  $V_{REF}$  node scales inversely with the shunted current (see Figure 22) leading to higher rejection of noise emanating from the input supply and from EMI (electro-magnetic interference).




Figure 22. Reverse Dynamic Impedance vs IOUT

The LM4030 is designed to operate with or without a bypass capacitor ( $C_{OUT}$  in Figure 21) and is stable with capacitors of up to 10  $\mu$ F. The use of a bypass capacitor can improve transient response and reduce broadband noise. Additionally, a bypass capacitor will counter the rising reverse dynamic impedance at higher frequencies improving noise immunity (see Figure 23).

Submit Documentation Feedback




Figure 23. Reverse Dynamic Impedance vs Cout

As with other regulators, an external capacitor reduces the amplitude of the  $V_{REF}$  transient when a sudden change in loading takes place. The capacitor should be placed as close to the part as possible to reduce the effects of unwanted board parasitics.

#### THERMAL HYSTERESIS

Thermal hysteresis is the defined as the change in output voltage at 25°C after some deviation from 25°C. This is to say that thermal hysteresis is the difference in output voltage between two points in a given temperature profile. An illustrative temperature profile is shown in Figure 24.




Figure 24. Illustrative Temperature Profile

This may be expressed analytically as the following:

$$V_{HYS} = \frac{IV_{REF1} - V_{REF2}I}{V_{REF}} \times 10^6 \text{ ppm}$$

where

- V<sub>HYS</sub> = Thermal hysteresis expressed in ppm
- V<sub>REF</sub> = Nominal preset output voltage
- V<sub>REF1</sub> = V<sub>REF</sub> before temperature fluctuation
- V<sub>REF2</sub> = V<sub>REF</sub> after temperature fluctuation

The LM4030 features a low thermal hysteresis of 75 ppm (typical) from -40°C to 125°C after 8 temperature

cycles.

(2)



#### TEMPERATURE COEFFICIENT

Temperature drift is defined as the maximum deviation in output voltage over the temperature range. This deviation over temperature may be illustrated as shown in Figure 25.




Figure 25. Illustrative V<sub>REF</sub> vs Temperature Profile

Temperature coefficient may be expressed analytically as the following:

$$T_D = \frac{(V_{REF\_MAX} - V_{REF\_MIN})}{V_{REF} \times \Delta T} \times 10^6 \text{ ppm}$$

where

- T<sub>D</sub> = Temperature drift
- V<sub>RFF</sub> = Nominal preset output voltage
- V<sub>REF MIN</sub> = Minimum output voltage over operating temperature range
- V<sub>REF MAX</sub> = Maximum output voltage over operating temperature range
- ΔT = Operating temperature range

The LM4030 features a low temperature drift of 10ppm (max) to 30ppm (max), depending on the grade.

#### DYNAMIC OFFSET CANCELLATION AND LONG TERM STABILITY

Aside from initial accuracy and drift performance, other specifications such as thermal hysteresis and long-term stability can affect the accuracy of a voltage reference, especially over the lifetime of the application. The reference voltage can also shift due to board stress once the part is mounted onto the PCB and during subsequent thermal cycles. Generally, these shifts in VREF arise due to offsets between matched devices within the regulation loop. Both passive and active devices naturally experience drift over time and stress and temperature gradients across the silicon die also generate offset. The LM4030 incorporates a dynamic offset cancellation scheme which compensates for offsets developing within the regulation loop. This gives the LM4030 excellent long-term stability (40 ppm typical) and thermal hysteresis performance (75ppm typical), as well as substantial immunity to PCB stress effects, despite being packaged in a tiny SOT-23.

#### **EXPRESSION OF ELECTRICAL CHARACTERISTICS**

Electrical characteristics are typically expressed in mV, ppm, or a percentage of the nominal value. Depending on the application, one expression may be more useful than the other. To convert one quantity to the other one may apply the following:

ppm to mV error in output voltage:

$$\frac{V_{REF} x ppm_{ERROR}}{10^3} = V_{ERROR}$$

where

V<sub>REF</sub> is in volts (V) and V<sub>ERROR</sub> is in milli-volts (mV)

(4)

(3)



Bit error (1 bit) to voltage error (mV):

$$\frac{V_{REF}}{2^n} \times 10^3 = V_{ERROR} \tag{5}$$

V<sub>REF</sub> is in volts (V), V<sub>ERROR</sub> is in milli-volts (mV), and n is the number of bits.

mV to ppm error in output voltage:

$$\frac{V_{ERROR}}{V_{REF}} \times 10^3 = ppm_{ERROR}$$

where

Voltage error (mV) to percentage error (percent):

$$\frac{V_{ERROR}}{V_{REF}}$$
 x 0.1 = Percent\_Error

where

#### PRINTED CIRCUIT BOARD and LAYOUT CONSIDERATIONS

The LM4030 has a very small change in reverse voltage with current (25ppm/mA typical) so large variations in load current (up to 50mA) should not appreciably shift VREF. Parasitic resistance between the LM4030 and the load introduces a voltage drop proportional to load current and should be minimized. The LM4030 should be placed as close to the load it is driving as the layout will allow. The location of  $R_Z$  is not important, but  $C_{OUT}$  should be as close to the LM4030 as possible so added ESR does not degrade the transient performance.

Submit Documentation Feedback





# **REVISION HISTORY**

Cł	hanges from Revision A (April 2013) to Revision B	Pa	ge
•	Changed layout of National Data Sheet to TI format		12

Product Folder Links: LM4030





10-Dec-2020

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM4030AMF-2.5/NOPB	ACTIVE	SOT-23	DBV	5	1000	RoHS & Green	(6) SN	Level-1-260C-UNLIM	-40 to 125	R5JA	Samples
LM4030AMF-4.096/NOPB	ACTIVE	SOT-23	DBV	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	R5KA	Samples
LM4030AMFX-2.5/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	R5JA	Samples
LM4030BMF-2.5/NOPB	ACTIVE	SOT-23	DBV	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	R5JB	Samples
LM4030BMF-4.096/NOPB	ACTIVE	SOT-23	DBV	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	R5KB	Samples
LM4030BMFX-2.5/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	R5JB	Samples
LM4030BMFX4.096/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	R5KB	Samples
LM4030CMF-2.5/NOPB	ACTIVE	SOT-23	DBV	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	R5JC	Samples
LM4030CMF-4.096/NOPB	ACTIVE	SOT-23	DBV	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	R5KC	Samples
LM4030CMFX-2.5/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	R5JC	Samples
LM4030CMFX4.096/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	R5KC	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



## PACKAGE OPTION ADDENDUM

10-Dec-2020

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 9-Aug-2022

## TAPE AND REEL INFORMATION



# TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter		A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
					(mm)	W1 (mm)						
LM4030AMF-2.5/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LM4030AMF-4.096/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LM4030AMFX-2.5/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LM4030BMF-2.5/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LM4030BMF-4.096/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LM4030BMFX-2.5/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LM4030BMFX4.096/ NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LM4030CMF-2.5/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LM4030CMF-4.096/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LM4030CMFX-2.5/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LM4030CMFX4.096/ NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3



www.ti.com 9-Aug-2022



\*All dimensions are nominal

All difficultions are norminal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM4030AMF-2.5/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LM4030AMF-4.096/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LM4030AMFX-2.5/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LM4030BMF-2.5/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LM4030BMF-4.096/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LM4030BMFX-2.5/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LM4030BMFX4.096/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LM4030CMF-2.5/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LM4030CMF-4.096/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LM4030CMFX-2.5/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LM4030CMFX4.096/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0



SMALL OUTLINE TRANSISTOR



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)



<sup>7.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

<sup>8.</sup> Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated