### SN5445, SN7445 BCD-TO-DECIMAL DECODERS/DRIVERS

### SDLS110

DECEMBER 1972-REVISED MARCH 1988

### FOR USE AS LAMP, RELAY, OR MOS DRIVERS

### featuring

- Full Decoding of Input Logic
- 80-mA Sink-Current Capability
- All Outputs Are Off for Invalid BCD Input Conditions

FUNCTION TABL	E
---------------	---

NO. INPUTS					OUTPUTS									
NO.	D	C	В	Α	0	1	2	3	_4	5	6	7	8	9
0	ΓL.	L	L	L	L	н	н	н	н	Н	н	н	H	Н
1	L	L	L	н	н	L	н	н	н	н	н	н	н	н
2	L	L	н	L	H	н	L	Н	н	Н	Н	Н	Н	н
3	L	L	Н	н	H.	Н	н	Ł	н	н	н	н	Н	н
4	L	н	L	Ł	н	Н	н	н	L	н	н	н	н	н
5	Ł	н	L	н	н	н	Н	н	н	Ł	н	Н	Н	н
6	L	н	н	L	н	н	н	н	н	н	L	H	н	н
7	L	н	н	н	н	н	н	н	н	н	н	L	Н	Н
8	Н	L	L	L	н	н	н	н	н	н	н	н	L.	н
9	н	L.	E	н	н	н	н	Н	H	H	н	Н	н	L
	H	L	Н	L	н	Н	H	Н	Н	Н	H	Н	Н	Н
	Н	L	н	н	н	н	н	н	н	н	н	н	н	н
INVALID	Н	Н	L	L	н	Н	н	н	н	н	н	Н	н	Н
$\frac{1}{2}$	н	н	L	н	н	н	н	Н	н	н	Н	н	Н	Н
=	н	н	н	L	н	н	н	Н	н	H	н	н	н	н
	н	н	н	н	н	н	н	н	н	н	н	н	н	н

H = high level (off), L = low level (on)

#### description


These monolithic BCD to decimal decoders/drivers consist of eight inverters and ten four-input NAND gates. The inverters are connected in pairs to make BCD input data available for decoding by the NAND gates. Full decoding of valid BCD input logic ensures that all outputs remain off for all invalid binary input conditions. These decoders feature TTL inputs and highperformance, n-p-n output transistors designed for use as indicator/relay drivers or as open-collector logiccircuit drivers. Each of the high-breakdown output transistors (30 volts) will sink up to 80 milliamperes of current. Each input is one normalized Series 54/74 load. Inputs and outputs are entirely compatible for use with TTL logic circuits, and the outputs are compatible for interfacing with most MOS integrated circuits. Power dissipation is typically 215 milliwatts.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Taxas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




SN5445 J OR W PACKAGE SN7445 N PACKAGE (TOP VIEW)									
0			Vcc						
1		15	А						
2	₫3	14	В						
3	[]4	13	С						
4	<u></u> 5	12	D						
5	₫6		9						
6	7	105	8						
GND	<b>[</b> 8	∍□	7						

logic diagram (positive logic)







Pin numbers shown are for J, N, and W packages.

### SN5445, SN7445 BCD-TO-DECIMAL DECODERS/DRIVERS

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)	7 V
Input voltage	.5 V
Maximum current into any output (off-state)	
Operating free-air temperature range: SN5445 Circuits	:5°C
SN7445 Circuits	0°C
Storage temperature range	0°C

NOTE 1: Voltage values are with respect to network ground terminal.

### recommended operating conditions

		:	SN5445					
	N	ΛIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.5	5	5.5	4.75	5	5.25	V
Off-state output voltage				30			30	V
Operating free-air temperature, T <sub>A</sub>	-	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDIT	TEST CONDITIONS <sup>†</sup>				
⊻ін	High-level input voltage			2			V
VIL	Low-level input voltage					0.8	V
Viк	Input clamp voltage	Vcc = MIN, II = -12 mA				1.5	V
VO(on)	On-state output voltage	VCC = MIN, V <sub>tH</sub> = 2 V,	lO(on) = 80 mA		0.5	0.9	v
	Onstate output vonage	V <sub>1L</sub> = 0.8 V	IO(on) = 20 mA			0.4	
t	Off-state output current	$V_{CC} = MIN, V_{IH} = 2V,$			250	μA	
IO(ott)	Griatate output carrent	VIL = 0.8 V, VO(off) = 30 V			200	μA	
1j	Input current at maximum input voltage	VCC = MAX, VI ≈ 5.5 V				1	mΑ
ηн	High-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.4 V				40	μA
IL.	Low-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V				-1.6	mA
1		VCC = MAX, See Note 2	SN5445		43	62	-
lcc	Supply current	CC MAX, See Note 2	SN 7445		43	70	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type. <sup>‡</sup>All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.


NOTE 2:  $I_{CC}$  is measured with all inputs grounded and outputs open.


### switching characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	MIN	түр	MAX	UNIT
TPLH	Propagation delay time, low-to-high-level output	C <sub>1</sub> = 15 pF, R <sub>1</sub> = 100 Ω, See Note 3			50	ns
TPHL	Propagation delay time, high-to-low-level output	CL - 15 pF, HL - 100 sr, See Note 5			50	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.

### schematics of inputs and outputs





TEXAS TEXAS INSTRUMENTS



### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN5445J	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SN5445J	Samples
SN7445N	ACTIVE	PDIP	Ν	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN7445N	Samples
SN7445N	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN7445N	Samples
SN7445NE4	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN7445N	Samples
SN7445NE4	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN7445N	Samples
SNJ5445J	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SNJ5445J	Samples
SNJ5445J	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SNJ5445J	Samples
SNJ5445W	ACTIVE	CFP	W	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SNJ5445W	Samples
SNJ5445W	ACTIVE	CFP	W	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SNJ5445W	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



#### www.ti.com

# PACKAGE OPTION ADDENDUM

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN5445, SN7445 :

Catalog : SN7445

• Military : SN5445

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

### TEXAS INSTRUMENTS

www.ti.com

9-Aug-2022

## TUBE



## - B - Alignment groove width

### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN7445N	N	PDIP	16	25	506	13.97	11230	4.32
SN7445N	N	PDIP	16	25	506	13.97	11230	4.32
SN7445NE4	N	PDIP	16	25	506	13.97	11230	4.32
SN7445NE4	N	PDIP	16	25	506	13.97	11230	4.32
SNJ5445W	W	CFP	16	1	506.98	26.16	6220	NA

W (R-GDFP-F16)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
  - D. Index point is provided on cap for terminal identification only.
  - E. Falls within MIL STD 1835 GDFP2-F16



J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated