## features

- 80 dBc SFDR at $50 \mathrm{MHz} \mathrm{f}_{0}$ ut
- >68dBc SFDR from DC to 1080 MHz fout
- 40mA Nominal Full-Scale, $\pm 1 \mathrm{~V}$ Output Compliant
- 10mA to 60 mA Adjustable Full-Scale Current Range
- Single or Dual Port DDR LVDS and DHSTL Interface
- Low Latency (7.5 Cycles for Single Port, 11 Cycles for Dual Port)
- >78dBc 2-Tone IMD from DC to 1000MHz fout

■ $-156 \mathrm{dBc} / \mathrm{Hz}$ Additive Phase Noise at 1 MHz Offset for 65 MHz fout

- 170-Lead ( $9 \mathrm{~mm} \times 15 \mathrm{~mm}$ ) BGA Package


## APPLICATIONS

- Broadband Communication Systems
- DOCSIS CMTS
- Direct RF Synthesis
- Radar
- Instrumentation
- Automatic Test Equipment


## DESCRIPTIOn

The LTC®2000A is a family of 16-/14-/11-bit 2.7Gsps current steering DACs with exceptional spectral purity.
The single (1.35Gsps mode) or dual (2.7Gsps mode) port source synchronous LVDS interface supports data rates of up to 1.35 Gbps using a 675 MHz DDR data clock, which can be either in quadrature or in phase with the data. An internal synchronizer automatically aligns the data with the DAC sample clock.

Additional features such as pattern generation, LVDS loopout and junction temperature sensing simplify system development and testing.
A serial peripheral interface (SPI) port allows configuration and read back of internal registers. Operating from 1.86 V and 3.3 V supplies, the LTC2000A consumes 2.41 W at 2.7 Gsps and 1.43 W at 1.35 Gsps .
All registered trademarks and trademarks are the property of their respective owners. Protected by U.S. Patents, including 8330633.

## BLOCK DIAGRAM




## tAßLE Of COOTEПTS

Features1Applications ..... 1
Block Diagram ..... 1
Description ..... 1
Absolute Maximum Ratings ..... 3
Pin Configuration ..... 3
Order Information ..... 4
Electrical Characteristics ..... 5
Timing Characteristics ..... 8
Typical Performance Characteristics ..... 9
Pin Functions ..... 16
Block Diagram ..... 17
Timing Diagrams ..... 18
Operation ..... 18
Introduction ..... 18
Dual-Port Mode ..... 19
Single-Port Mode ..... 19
Serial Peripheral Interface (SPI) ..... 22
Power-On Reset ..... 22
Power Down ..... 22
Reference Operation ..... 22
Setting the Full-Scale Current ..... 23
DAC Transfer Function ..... 24
Analog Outputs (loutp/n) ..... 24
DAC Sample Clock (CKP/N) ..... 25
Divided Clock Output (DCKOP/N) ..... 25
LVDS Data Clock Input (DCKIP/N) ..... 25
LVDS Data Input Ports (DAP/N, DBP/N) ..... 26
Clock Synchronizer ..... 27
Minimizing Harmonic Distortion ..... 29
Measuring LVDS Input Timing Skew. ..... 29
Measuring Internal Junction Temperature ( $\mathrm{T}_{\mathrm{J}}$ ) ..... 32
Pattern Generator ..... 32
SPI Register Summary ..... 33
Applications Information ..... 34
Sample Start-Up Sequence ..... 34
Output Configurations ..... 35
Generating the DAC Sample Clock ..... 35
Synchronizing Multiple LTC2000As in Dual-Port Mode ..... 36
Synchronizing Multiple LTC2000As in Single-Port Mode ..... 38
PCB Layout Considerations ..... 40
Pin Locations (LTC2000A-16) ..... 45
Pin Locations (LTC2000A-14) ..... 47
Pin Locations (LTC2000A-11) ..... 49
Package Description ..... 51
Typical Application ..... 52
Related Parts ..... 52

ABSOLUTE MAXIMUM RATINGS
(Notes 1, 2)

CKP, CKN $\qquad$ -0.3 V to $\operatorname{Min}\left(\mathrm{AV}_{\mathrm{DD} 18}+0.3 \mathrm{~V}, 2 \mathrm{~V}\right)$ $\overline{\mathrm{CS}}, \overline{\mathrm{PD}}, \mathrm{SCK}, \mathrm{SDI}, \mathrm{SDO} \ldots-0.3 \mathrm{~V}$ to $\mathrm{Min}\left(\mathrm{SV}_{\mathrm{DD}}+0.3 \mathrm{~V}, 4 \mathrm{~V}\right)$ Operating Temperature Range

LTC2000AC. $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ LTC2000AI .......................................... $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ Maximum Junction Temperature . $125^{\circ} \mathrm{C}$ Storage Temperature Range .................. $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ Lead Temperature (Soldering, 10 sec ). $\qquad$

## PIn CONFIGURATION

LTCLOOOA-16

## LTC2000A

## ORDER INFORMATION

http://www.linear.com/product/LTC2000A\#orderinfo


| PART NUMBER | BALL FINISH | PART MARKING* | PACKAGE TYPE | MSL RATING | TEMPERATURE RANGE |
| :--- | :--- | :--- | :---: | :---: | :--- |
| LTC2000ACY-16\#PBF | SAC305 (RoHS) | LTC2000Y-16 | BGA | 3 | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| LTC2000ACY-14\#PBF | SAC305 (RoHS) | LTC2000Y-14 | BGA | 3 | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| LTC2000ACY-11\#PBF | SAC305 (RoHS) | LTC2000Y-11 | BGA | 3 | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| LTC2000AIY-16\#PBF | SAC305 (RoHS) | LTC2000Y-16 | BGA | 3 | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| LTC2000AIY-14\#PBF | SAC305 (RoHS) | LTC2000Y-14 | BGA | 3 | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| LTC2000AIY-11\#PBF | SAC305 (RoHS) | LTC2000Y-11 | BGA | 3 | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| LTC2000AIY-16 | Sn/Pb | LTC2000Y-16 | BGA | 3 | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |

Consult ADI Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.
For more information on lead free part marking, go to: http://www.linear.com/leadfree/
This product is only offered in trays. For more information go to: http://www.linear.com/packaging/. Some packages are available in 500 unit reels through designated sales channels with \#TRMPBF suffix.

ELECTRICAL CHARACTERISTICS The $\bullet$ denotes the specifications which apply vere the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. $\mathrm{AV}_{\mathrm{DD18}}, \mathrm{DV} \mathrm{DD18}=1.8 \mathrm{~V}$ to $1.92 \mathrm{~V}, \mathrm{AV}_{\mathrm{DD} 33}, \mathrm{DV}_{\mathrm{DD} 33}=3.135 \mathrm{~V}$ to 3.465 V , $S V_{D D}=1.71 \mathrm{~V}$ to $3.465 \mathrm{~V}, \mathrm{R}_{F S A D J}=500 \Omega, 12.5 \Omega$ load from I $\mathrm{I}_{\mathrm{OUTP} / \mathrm{N}}$ to GND including internal $50 \Omega$ termination, unless otherwise specified.


## Analog Output

|  | Full-Scale Output Current | $\mathrm{R}_{\text {FSADJ }}=500 \Omega$ |  | 40 |  | mA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Output Compliance Range |  | $\bullet$ | -1 | 1 | V |
|  | Output Resistance | Ioutp/N to GND | $\bullet$ | 4250 | 58 | $\Omega$ |
|  | Output Capacitance |  |  | 6 |  | pF |
|  | Output Bandwidth | $\mathrm{R}_{\text {IOUTP/N }}=12.5 \Omega,-3 \mathrm{~dB}$ Excluding $\sin (\mathrm{x}) / \mathrm{x}$ |  | 2.1 |  | GHz |
| AC Performance |  |  |  |  |  |  |
|  | Maximum Update Rate | Dual-Port Mode Single-Port Mode | $\bullet$ | $\begin{gathered} \hline 2.7 \\ 1.35 \end{gathered}$ |  | $\begin{aligned} & \text { Gsps } \\ & \text { Gsps } \end{aligned}$ |
| SFDR | Spurious Free Dynamic Range $f_{D A C}=1.25 \mathrm{Gsps}, 0 \mathrm{dBFS}$ | $\begin{aligned} & \mathrm{f}_{\text {out }}=50 \mathrm{MHz}, \text { LIN_DIS }=0, \text { LIN_GN }=75 \% \\ & \mathrm{f}_{\text {OUT }}=100 \mathrm{MHz}, \text { LIN_DIS }=0, \text { LIN_GN }=75 \% \\ & f_{\text {out }}=250 \mathrm{MHz}, \text { LIN_DIS }=0, \text { LIN_GN }=75 \% \\ & \mathrm{f}_{\text {out }}=500 \mathrm{MHz}, \text { LIN_DIS }=0, \text { LIN_GN }=75 \% \end{aligned}$ |  | $\begin{aligned} & 82 \\ & 82 \\ & 74 \\ & 74 \\ & \hline \end{aligned}$ |  | dBC $d B C$ $d B C$ $d B C$ |
|  | Spurious Free Dynamic Range $\mathrm{f}_{\mathrm{DAC}}=2.7 \mathrm{Gsps}, 0 \mathrm{dBFS}$ | $\begin{aligned} & \text { fout }=100 \mathrm{MHz}, \text { LIN_DIS }=0, \text { LIN_GN }=75 \% \\ & \mathrm{f}_{\text {out }}=200 \mathrm{MHz}, \text { LIN_DIS }=0, \text { LIN_GN }=75 \% \\ & \mathrm{f}_{\text {out }}=500 \mathrm{MHz}, \text { LIN_DIS }=0, \text { LIN_GN }=75 \% \\ & \mathrm{f}_{\text {OUT }}=1000 \mathrm{MHz}, \text { LIN_DIS }=0, \text { LIN_GN }=75 \% \end{aligned}$ | $\bullet$ |  75 <br> 67 72 <br> 72  <br> 75  <br>  72 |  | dBC dBc dBc dBc |
|  |  | $\begin{aligned} & \mathrm{f}_{\text {OUT }}=500 \mathrm{MHz}, \text { LIN_DIS }=1 \\ & \mathrm{f}_{\text {OUT }}=1000 \mathrm{MHz}, \text { LIN_DIS }=1 \end{aligned}$ |  | $\begin{aligned} & 67 \\ & 61 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dBC} \\ & \mathrm{dBC} \end{aligned}$ |
| IMD | $\begin{aligned} & \text { 2-Tone Intermodulation Distortion } \\ & f_{\text {OUT2 }}=f_{\text {OUT1 }}+1.25 \mathrm{MHz} \\ & \mathrm{f}_{\text {DAC }}=1.25 \mathrm{Gsps},-6 \mathrm{dBFS} \end{aligned}$ | $\begin{aligned} & \mathrm{f}_{\text {out }}=50 \mathrm{MHz}, \text { LIN_DIS }=0, \text { LIN_GN }=75 \% \\ & \mathrm{f}_{\text {out }}=100 \mathrm{MHz}, \text { LIN_DIS }=0, \text { LIN_GN }=75 \% \\ & \mathrm{f}_{\text {out }}=250 \mathrm{MHz}, \text { LIN_DIS }=0, \text { LIN_GN }=75 \% \\ & \mathrm{f}_{\text {out }}=500 \mathrm{MHz}, \text { LIN_DIS }=0, \text { LIN_GN }=75 \% \end{aligned}$ |  | $\begin{gathered} 103 \\ 93 \\ 97 \\ 84 \end{gathered}$ |  | dBc dBc dBc dBc |
|  | 2-Tone Intermodulation Distortion $\mathrm{f}_{\text {OUT2 }}=\mathrm{f}_{\text {OUT1 }}+1.25 \mathrm{MHz}$ $\mathrm{f}_{\mathrm{DAC}}=2.7 \mathrm{Gsps},-6 \mathrm{dBFS}$ | $\begin{aligned} & \mathrm{f}_{\text {OUT }}=100 \mathrm{MHz}, \text { LIN_DIS }=1 \\ & \mathrm{f}_{\text {OUT }}=200 \mathrm{MHz}, \text { LIN_DIS }=1 \\ & \mathrm{f}_{\text {OUT }}=500 \mathrm{MHz}, \text { LIN_DIS }=1 \\ & \mathrm{f}_{\text {OUT }}=1000 \mathrm{MHz}, \text { LIN_DIS }=1 \end{aligned}$ |  | $\begin{aligned} & \hline 87 \\ & 86 \\ & 82 \\ & 80 \end{aligned}$ |  | dBC dBC dBC dBC |
|  |  | $\begin{aligned} & \hline \mathrm{f}_{\text {OUT }}=500 \mathrm{MHz}, \text { LIN_DIS }=0, \text { LIN_GN }=75 \% \\ & \mathrm{f}_{\text {OUT }}=1000 \mathrm{MHz}, \text { LIN_DIS }=0, \text { LIN_GN }=75 \% \end{aligned}$ |  | $\begin{aligned} & \hline 79 \\ & 68 \end{aligned}$ |  | dBC dBc |

## ELECTRICAL CHARACTERISTICS The odenoles ste speafiliations wilich ppply wer the tull openating

 temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} . \mathrm{AV}_{\mathrm{DD} 18}, \mathrm{D} \mathrm{V}_{\mathrm{DD18}}=1.8 \mathrm{~V}$ to $1.92 \mathrm{~V}, \mathrm{AV}_{\mathrm{DD} 33}, \mathrm{DV} \mathrm{D}_{\mathrm{DD} 3}=3.135 \mathrm{~V}$ to 3.465 V , $S V_{D D}=1.71 \mathrm{~V}$ to $3.465 \mathrm{~V}, \mathrm{R}_{F S A D J}=500 \Omega, 12.5 \Omega$ load from $\mathrm{I}_{0 U T P / \mathrm{N}}$ to GND including internal $50 \Omega$ termination, unless otherwise specified.| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NSD | Noise Spectral Density OdBFS Single Tone, $\mathrm{f}_{\mathrm{DAC}}=2.7 \mathrm{Gsps}$, $\mathrm{I}_{\text {OUTFS }}=40 \mathrm{~mA}$ | $\begin{aligned} & \text { LTC2000A-16, } \mathrm{f}_{\text {OUT }}=100 \mathrm{MHz} \\ & \text { LTC2000A-16, } \mathrm{f}_{\text {OUT }}=350 \mathrm{MHz} \\ & \text { LTC2000A-16, } \mathrm{f}_{\text {Out }}=550 \mathrm{MHz} \\ & \text { LTC2000A-16, } \mathrm{f}_{\text {Out }}=950 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & -164 \\ & -158 \\ & -155 \\ & -153 \end{aligned}$ |  | $\mathrm{dBm} / \mathrm{Hz}$ <br> $\mathrm{dBm} / \mathrm{Hz}$ <br> $\mathrm{dBm} / \mathrm{Hz}$ <br> $\mathrm{dBm} / \mathrm{Hz}$ |
|  |  | $\begin{aligned} & \text { LTC2000A-14, } \mathrm{f}_{\text {OUT }}=100 \mathrm{MHz} \\ & \text { LTC2000A-14, } \mathrm{f}_{\text {Out }}=350 \mathrm{MHz} \\ & \text { LTC2000A-14, fout }=550 \mathrm{MHz} \\ & \text { LTC2000A-14, } \mathrm{f}_{\text {OUT }}=950 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & \hline-163 \\ & -158 \\ & -155 \\ & -153 \end{aligned}$ |  | $\mathrm{dBm} / \mathrm{Hz}$ <br> $\mathrm{dBm} / \mathrm{Hz}$ <br> dBm/Hz <br> $\mathrm{dBm} / \mathrm{Hz}$ |
|  |  | $\begin{aligned} & \text { LTC2000A-11, } \mathrm{f}_{\text {OUT }}=100 \mathrm{MHz} \\ & \text { LTC2000A-11, } \mathrm{f}_{\text {fut }}=350 \mathrm{MHz} \\ & \text { LTC2000A-11, } \mathrm{f}_{\text {fut }}=550 \mathrm{MHz} \\ & \text { LTC2000A-11, } \mathrm{f}_{\text {OUT }}=950 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & \hline-156 \\ & -154 \\ & -153 \\ & -150 \end{aligned}$ |  | $\mathrm{dBm} / \mathrm{Hz}$ <br> $\mathrm{dBm} / \mathrm{Hz}$ <br> $\mathrm{dBm} / \mathrm{Hz}$ <br> $\mathrm{dBm} / \mathrm{Hz}$ |
|  | Phase Noise $\mathrm{f}_{\text {DAC }}=2.7 \mathrm{Gsps}, \mathrm{f}_{\text {OUT }}=65 \mathrm{MHz}$ OdBFS Single Tone, I IOUTFS $=40 \mathrm{~mA}$ | 10kHz Offset 1MHz Offset |  | $\begin{aligned} & -141 \\ & -156 \end{aligned}$ |  | $\mathrm{dBc} / \mathrm{Hz}$ $\mathrm{dBc} / \mathrm{Hz}$ |
| WCDMA ACLR | WCDMA ACLR (Single Carrier) Adjacent/Alternate Adjacent Channel | $\begin{aligned} \mathrm{f}_{\text {DAC }} & =2.7 \mathrm{Gsps}, \mathrm{f}_{\text {OUT }}=350 \mathrm{MHz} \\ \mathrm{f}_{\text {DAC }} & =2.7 \mathrm{Gsps}, \mathrm{f}_{\text {OUT }}=950 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & 78 / 79 \\ & 72 / 75 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dBC} \\ & \mathrm{dBC} \end{aligned}$ |

## Latency

|  | Latency (Note 5) | Single-Port Mode | 7.5 | Cycles <br> Cycles <br> Cycles |
| :--- | :--- | :--- | :---: | ---: |
|  |  | Dual-Port Mode, DAP/N Data | 11 | ns |
|  | Dual-Port Mode, DBP/N Data | 3 | ns |  |
|  | Aperture Delay | CKP/N Rising to IOUTP/N Transition | 2.2 |  |
|  | Settling Time | $\pm 0.1 \%$ FSR, Full-Scale Step |  |  |

## Reference

|  | Output Voltage |  | $\bullet$ | 1.225 | 1.25 | 1.275 |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
|  | Input Voltage |  | $\bullet$ | 1.1 | V |  |
|  | Reference Temperature Coefficient |  |  | 1.4 | V |  |
|  | Output Impedance |  |  | $\pm 25$ | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |  |

DAC Clock Inputs (CKP, CKN)

|  | Differential Input Voltage Range |  | $\bullet$ | $\pm 0.3$ | $\pm 1.8$ |
| :--- | :--- | :--- | :--- | :---: | :---: |
|  | Common-Mode Input Voltage | Set Internally |  | V |  |
|  | Sampling Clock Frequency |  | $\bullet$ | 50 | V |
|  | Input Impedance |  |  | 2700 | MHz |

LVDS Inputs (DCKIP, DCKIN, DAP/N, DBP/N)

|  | Differential Input Voltage Range |  | $\bullet$ | $\pm 0.2$ | $\pm 0.6$ | V |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
|  | Common-Mode Voltage Range |  | $\bullet$ | 0.4 | 1.8 | V |
|  | Differential Input Impedance |  | $\bullet$ | 95 | 120 | 145 |
|  | Maximum Data Rate |  | $\bullet$ | $\Omega$ |  |  |
|  | LVDS Clock Frequency | $\bullet$ | 25 | 1350 | Mbps |  |

## ELECTRICAL CHARACTERISTICS The • denotes the specifications which apply over the full operating

 temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. $\mathrm{AV}_{\mathrm{DD18}}, \mathrm{DV}_{\mathrm{DD18}}=1.8 \mathrm{~V}$ to $1.92 \mathrm{~V}, \mathrm{AV}_{\mathrm{DD} 33}, \mathrm{DV}_{\mathrm{DD} 33}=3.135 \mathrm{~V}$ to 3.465 V , $S V_{D D}=1.71 \mathrm{~V}$ to $3.465 \mathrm{~V}, \mathrm{R}_{\mathrm{FSADJ}}=500 \Omega, 12.5 \Omega$ Ioad from $\mathrm{I}_{\mathrm{OUTP} / \mathrm{N}}$ to $G N D$ including internal $50 \Omega$ termination, unless otherwise specified.| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | ---: |
| LVDS Output (DCKOP, DCKON) |  |  |  |  |  |  |  |
|  | Differential Output Voltage | $100 \Omega$ Differential Load, DCKO_ISEL $=0$ | $\bullet$ | 0.24 | 0.36 | 0.48 | V |
|  |  | $50 \Omega$ Differential Load, DCKO_ISEL $=1$ | $\bullet$ | 0.24 | 0.36 | 0.48 | V |
|  | Common-Mode Output Voltage |  | $\bullet$ | 1.075 | 1.2 | 1.325 | V |
|  | Internal Termination Resistance | DCKO_TRM = |  |  | 100 |  | $\Omega$ |

CMOS Digital Inputs ( (С̄, $\overline{\mathrm{PD}}, \mathrm{SCK}, \mathrm{SDI})$

| $\mathrm{V}_{\text {H }}$ | Digital Input High Voltage |  | $\bullet$ | 70 | \% $\mathrm{V}_{\text {SVDD }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VIL | Digital Input Low Voltage |  | $\bullet$ | 30 | \% $\mathrm{V}_{\text {SVDD }}$ |
| LK | Digital Input Leakage | $V_{I N}=G N D$ or $\mathrm{SV}_{\text {DD }}$ | $\bullet$ | $\pm 10$ | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\text {IN }}$ | Digital Input Capacitance |  |  | 8 | pF |

CMOS Digital Output (SDO)

| $\mathrm{V}_{\mathrm{OH}}$ | Digital Output High Voltage | $I_{\text {SOURCE }}=0.2 \mathrm{~mA}$ | $\bullet$ | 85 | \% $\mathrm{V}_{\text {SVDD }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{0}$ | Digital Output Low Voltage | $\mathrm{I}_{\text {SIINK }}=1.6 \mathrm{~mA}$ | $\bullet$ | 15 | \% $\mathrm{V}_{\text {SVID }}$ |
|  | Hi-Z Output Leakage |  | $\bullet$ | $\pm 10$ | $\mu \mathrm{A}$ |
|  | Hi-Z Output Capacitance |  |  | 8 | pF |

## Power Supply

| $\mathrm{V}_{\text {VDD33 }}$ | $\mathrm{AV}_{\text {DD33, }} \mathrm{DV}_{\mathrm{DD} 33}$ Supply Voltage |  | $\bullet$ | 3.135 | 3.3 | 3.465 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {vod18 }}$ | $\mathrm{AV}_{\text {DD18, }}$, DVDD18 Supply Voltage |  | $\bullet$ | 1.8 | 1.86 | 1.92 | V |
| $\mathrm{V}_{\text {SVDD }}$ | SV DD $^{\text {SPI Supply Voltage }}$ |  | $\bullet$ | 1.71 |  | 3.465 | V |
| IAvDD33 | $\mathrm{AV}_{\text {DD33 }}$ Supply Current, $\mathrm{AV}_{\text {DD33 }}=3.3 \mathrm{~V}$ | $\begin{aligned} & \overline{\mathrm{PD}}=\mathrm{SV} V_{D D} \\ & \overline{\mathrm{PD}}=\mathrm{GND} \end{aligned}$ |  |  | $\begin{aligned} & 68 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & 78 \\ & 10 \end{aligned}$ | $\begin{gathered} \mathrm{mA} \\ \mu \mathrm{~A} \end{gathered}$ |
| I $\mathrm{VVDD33}$ | DV DD 33 Supply Current, $\mathrm{DV}_{\text {DD33 }}=3.3 \mathrm{~V}$ | $\begin{aligned} & \overline{\mathrm{PD}}=\mathrm{SV} V_{D D} \\ & \overline{\mathrm{PD}}=\mathrm{GND} \end{aligned}$ | $\bullet$ |  | $\begin{gathered} 8 \\ 0.1 \end{gathered}$ | $\begin{gathered} 14 \\ 5 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mu \mathrm{~A} \end{aligned}$ |
| $\overline{\text { IAVDD18 }}$ | $\mathrm{AV}_{\text {DD18 }}$ Supply Current, $\mathrm{AV}_{\mathrm{DD1} 18}=1.86 \mathrm{~V}$ | $\begin{aligned} & \mathrm{f}_{\mathrm{fAC}}=2700 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{fAC}}=1350 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{DAC}}=0 \mathrm{~Hz}, \overline{\mathrm{PD}}=\mathrm{SV} \mathrm{DD} \\ & \mathrm{f}_{\mathrm{DAC}}=0 \mathrm{~Hz}, \overline{\mathrm{PD}}=\mathrm{GND} \end{aligned}$ | $\stackrel{\bullet}{\bullet}$ |  | $\begin{gathered} 780 \\ 425 \\ 23 \\ 3 \\ \hline \end{gathered}$ | $\begin{aligned} & \hline 870 \\ & 480 \\ & 27 \\ & 180 \\ & \hline \end{aligned}$ | $m A$ $m A$ $m A$ $\mu A$ |
| $\overline{\text { IVVDD18 }}$ | $\mathrm{DV}_{\text {DD18 }}$ Supply Current, $\mathrm{DV}_{\mathrm{DD18}}=1.86 \mathrm{~V}$ | $\begin{aligned} & \mathrm{f}_{\mathrm{DAC}}=2700 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{fAC}}=1350 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{DAC}}=0 \mathrm{~Hz}, \mathrm{PD}=\mathrm{SV} \mathrm{DD} \\ & \mathrm{f}_{\mathrm{DAC}}=0 \mathrm{~Hz}, \mathrm{PD}=\mathrm{GND} \\ & \hline \end{aligned}$ | $\stackrel{\bullet}{\bullet}$ |  | $\begin{aligned} & 380 \\ & 210 \\ & 10 \\ & 0.1 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 440 \\ & 240 \\ & 14 \\ & 240 \\ & \hline \end{aligned}$ | mA mA mA $\mu \mathrm{A}$ |
| Isvdo | SV ${ }_{D D}$ Supply Current (Note 4), $S V_{D D}=3.3 \mathrm{~V}$ | $\mathrm{f}_{\mathrm{SCK}}=0 \mathrm{OHz}$ | $\bullet$ |  | 0.1 | 5 | $\mu \mathrm{A}$ |
|  | Total Power Dissipation | $\begin{aligned} & \mathrm{f}_{\mathrm{DAC}}=2700 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{DAC}}=1350 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{DAC}}=0 \mathrm{~Hz}, \mathrm{PD}=\mathrm{SV} \\ & \mathrm{f}_{\mathrm{DAC}}=0 \mathrm{~Hz}, \mathrm{PD}=\mathrm{GND} \end{aligned}$ |  |  | $\begin{gathered} 2408 \\ 1432 \\ 312 \\ 6 \end{gathered}$ |  | $m W$ $m W$ $m W$ $\mu W$ |

## LTC2000A

TMIीC CHPRACTERSTACS The o denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_{A}=25^{\circ} \mathrm{C} . A V_{D D 18}, D V_{D D 18}=1.8 \mathrm{~V}$ to $1.92 \mathrm{~V}, A V_{D D 33}, D V_{D D 33}=3.135 \mathrm{~V}$ to $3.465 \mathrm{~V}, S V_{D D}=1.71 \mathrm{~V}$ to 3.465 V , $\mathrm{R}_{\text {FSADJ }}=500 \Omega$, output load $50 \Omega$ double terminated, unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{1}$ | SDI Valid to SCK Setup | (Note 3) | $\bullet$ | 4 |  |  | ns |
| $\mathrm{t}_{2}$ | SDI Valid to SCK Hold | (Note 3) | $\bullet$ | 4 |  |  | ns |
| $\mathrm{t}_{3}$ | SCK High Time | (Note 3) | $\bullet$ | 9 |  |  | ns |
| $\mathrm{t}_{4}$ | SCK Low Time | (Note 3) | $\bullet$ | 9 |  |  | ns |
| $\mathrm{t}_{5}$ | $\overline{\mathrm{CS}}$ Pulse Width | (Note 3) | $\bullet$ | 10 |  |  | ns |
| $\mathrm{t}_{6}$ | SCK High to $\overline{\mathrm{CS}}$ High | (Note 3) | $\bullet$ | 7 |  |  | ns |
| $\mathrm{t}_{7}$ | $\overline{\text { CS }}$ Low to SCK High | (Note 3) | $\bullet$ | 7 |  |  | ns |
| $t_{10}$ | $\overline{\text { CS High to SCK High }}$ | (Note 3) | $\bullet$ | 7 |  |  | ns |
| $\mathrm{t}_{13}$ | SCK Low to SDO Valid | Unloaded (Note 3) | $\bullet$ | 10 |  |  | ns |
|  | SCK Frequency | 50\% Duty Cycle (Note 3) | $\bullet$ |  |  | 50 | MHz |
| $t_{11}$ | LVDS DAP/N, DBP/N to DCKI Setup Time (Note 3) | $\begin{aligned} & \text { DCKI_Q }=1 \\ & \text { DCKI_Q }=0, \text { DCKI_TADJ }=000 \end{aligned}$ | $\bullet$ | $\begin{aligned} & 200 \\ & 570 \end{aligned}$ |  |  | ps |
| $\mathrm{t}_{12}$ | LVDS DAP/N, DBP/N to DCKI Hold Time (Note 3) | $\begin{aligned} & \text { DCKI_Q }=1 \\ & \text { DCKI_Q }=0, \text { DCKI_TADJ }=000 \end{aligned}$ | $\bullet$ | $\begin{gathered} 200 \\ -170 \end{gathered}$ |  |  | ps |

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.
Note 2: All voltages are with respect to GND.

Note 3: Guaranteed by design and not production tested.
Note 4: Digital inputs at 0 V or $\mathrm{SV}_{\mathrm{DD}}$.
Note 5: Latency is the delay from a transition on DCKIP/N until the CKP/N transition which causes the sample on DAP/N or DBP/N to appear at the DAC output IOUTP/N, as measured in DAC sample clock (CKP/N) cycles.

TYPICAL PGRFORMANCE CHARACTERISTICS IOUTFs $=40 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{AV} \mathrm{V}_{018}=\mathrm{V}_{01018}=1.86 \mathrm{~V}$,
$A V_{D D 33}=D V_{D D 33}=3.3 V, R_{L O A D}=12.5 \Omega$, unless otherwise noted.


2000A G01

LTC2000A-16 Differential
Nonlinearity (DNL)


INL vs I Ioutrs and Temperature

$\begin{array}{ll}=-=10 \mathrm{~mA} & -40 \mathrm{~mA} \\ =-20 \mathrm{~mA} & \ldots . .60 \mathrm{~mA}\end{array}$
Gain Error vs Temperature


2000A G06
Shutdown Current
vs Temperature



## TYPICAL PERFORMANCE CHARACTERISTICS <br> $\mathrm{I}_{\text {OUTFS }}=40 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, A V_{D D 18}=D V_{D D 18}=1.86 \mathrm{~V}$,

$A V_{D D 33}=D V_{D D 33}=3.3 V, R_{L O A D}=12.5 \Omega$, LIN_DIS $=0, \operatorname{LIN}-G N=75 \%$ unless otherwise noted.


## 

$A V_{D D 33}=D V_{D D 33}=3.3 V, R_{\text {LOAD }}=12.5 \Omega$, LIN_DIS $=0$, LIN_ $G N=75 \%$ unless otherwise noted.


2000A G19
2-Tone IMD vs $f_{\text {OUT }}$ and $f_{D A C}$ with Default Linearization


2000A G22


HD3 vs $\mathrm{f}_{\text {OUt }}$ and Linearization Setting, $\mathrm{f}_{\mathrm{DAC}}=2.7 \mathrm{Gsps}$


2-Tone IMD vs $f_{\text {OUt }}$ and
Linearization Setting,
$\mathrm{f}_{\mathrm{DAC}}=2.7 \mathrm{Gsps}$


2000A G23
LTC2000A-16 Single-Tone NSD
vs $f_{\text {OUt }}$ and $f_{\text {DAC }}$


2-Tone IMD vs fout and Digital Amplitude, $\mathrm{f}_{\mathrm{DAC}}=2.7 \mathrm{Gsps}$


2000A G21
SFDR vs $f_{\text {OUT }}$ and Linearization Setting, $\mathrm{f}_{\mathrm{DAC}}=2.7 \mathrm{Gsps}$


2000A G24
LTC2000A-16 Single-Tone NSD
vs fout and loutrs


$A V_{D D 33}=D V_{D D 33}=3.3 V, R_{L O A D}=12.5 \Omega$, LIN_DIS $=0$, LIN_ $G N=75 \%$ unless otherwise noted.

## LTC2000A-16



## Single Carrier DOCSIS Low Band

 Narrowband ACLR, $\mathrm{f}_{\mathrm{DAC}}=2.7 \mathrm{Gsps}$

CARRIER POWER $=-11.40 \mathrm{dBm}$, CENTER FREQ $=200 \mathrm{MHz}$

| OFFSET FREQ | BW | LOWER | UPPER |
| :---: | :---: | :---: | :---: |
| 3.375 MHz | 750 kHz | -99.97 dBm | -95.33 dBm |
| 6.375 MHz | 5.25 MHz | -95.69 dBm | -95.18 dBm |
| 12.00 MHz | 6 MHz | -96.89 dBm | -95.80 dBm |
| 18.00 MHz | 6 MHz | -96.68 dBm | -96.60 dBm |
| 24.00 MHz | 6 MHz | -96.19 dBm | -95.94 dBm |

Single Carrier DOCSIS Mid Band
Wideband ACLR, $\mathfrak{f}_{\mathrm{DAC}}=2.7 \mathrm{Gsps}$


Single Carrier DOCSIS Mid Band
Narrowband ACLR, $\mathrm{f}_{\text {DAC }}=2.7 \mathrm{Gsps}$


CARRIER POWER $=-11.85 \mathrm{dBm}$, CENTER FREQ $=550 \mathrm{MHz} \quad$ CARRIER POWER $=-13.95 \mathrm{dBm}$, CENTER FREQ $=980 \mathrm{MHz}$

| OFFSET FREQ | BW | LOWER | UPPER | OFFSET FREQ | BW | LOWER | UPPER |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 3.375 MHz | 750 kHz | -95.92dBm | $-92.58 \mathrm{dBm}$ | 3.375 MHz | 750 kHz | -89.76dBm | -90.00dBm |
| 6.375MHz | 5.25 MHz | $-91.68 \mathrm{dBm}$ | -91.81dBm | 6.375MHz | 5.25 MHz | -87.24dBm | -86.24dBm |
| 12.00 MHz | 6 MHz | $-94.58 \mathrm{dBm}$ | $-94.33 \mathrm{dBm}$ | 12.00 MHz | 6 MHz | -92.87dBm | -92.16dBm |
| 18.00 MHz | 6 MHz | $-94.54 \mathrm{dBm}$ | $-94.36 \mathrm{dBm}$ | 18.00 MHz | 6 MHz | -93.36dBm | -92.29dBm |
| 24.00 MHz | 6 MHz | $-94.17 \mathrm{dBm}$ | $-94.16 \mathrm{dBm}$ | 24.00 MHz | 6 MHz | -92.65dBm | -91.52dBm |


$A V_{D D 33}=D V_{D D 33}=3.3 V, R_{L O A D}=12.5 \Omega, \operatorname{LIN}$ DIS $=0, \operatorname{LIN} \quad G N=75 \%$ unless otherwise noted.

## LTC2000A-16

32-Carrier DOCSIS Low Band Wideband ACLR, $\mathrm{f}_{\mathrm{DAC}}=2.7 \mathrm{Gsps}$


32-Carrier DOCSIS Low Band Narrowband ACLR, $\mathrm{f}_{\mathrm{DAC}}=2.7 \mathrm{Gsps}$


CARRIER POWER $=-28.77 \mathrm{dBm}$, CENTER FREQ $=386 \mathrm{MHz}$

| OFFSET FREQ | BW | LOWER | UPPER |
| :---: | :---: | :---: | :---: |
| 3.375 MHz | 750 kHz | -39.64 dBm | -103.72 dBm |
| 6.375 MHz | 5.25 MHz | -29.39 dBm | -94.79 dBm |
| 12.00 MHz | 6 MHz | -28.89 dBm | -94.96 dBm |
| 18.00 MHz | 6 MHz | -28.83 dBm | -95.34 dBm |
| 24.00 MHz | 6 MHz | -28.74 dBm | -95.75 dBm |

## 32-Carrier DOCSIS Mid Band

 Wideband ACLR, $\mathrm{f}_{\mathrm{DAC}}=2.7 \mathrm{Gsps}$

32 Carrier DOCSIS Mid Band Narrowband ACLR, $\mathrm{f}_{\mathrm{DAC}}=2.7 \mathrm{Gsps}$


CARRIER POWER $=-28.59 \mathrm{dBm}$, CENTER FREQ $=500 \mathrm{MHz}$

| OFFSET FREQ | BW | LOWER | UPPER |
| :---: | :---: | :---: | :---: |
| 3.375 MHz | 750 kHz | -102.11 dBm | -39.71 dBm |
| 6.375 MHz | 5.25 MHz | -94.82 dBm | -28.18 dBm |
| 12.00 MHz | 6 MHz | -94.42 dBm | -28.96 dBm |
| 18.00 MHz | 6 MHz | -94.16 dBm | -29.11 dBm |
| 24.00 MHz | 6 MHz | -94.17 dBm | -29.04 dBm |

32 Carrier DOCSIS High Band
Wideband ACLR, $\mathrm{f}_{\mathrm{DAC}}=2.7 \mathrm{Gsps}$
 FREQUENCY (MHz)

32 Carrier DOCSIS High Band
Narrowband ACLR, $\mathrm{f}_{\mathrm{DAC}}=2.7 \mathrm{Gsps}$


CARRIER POWER $=-29.43 \mathrm{dBm}$, CENTER FREQ $=800 \mathrm{MHz}$

| OFFSET FREQ | BW | LOWER | UPPER |
| :---: | :---: | :---: | :---: |
| 3.375 MHz | 750 kHz | -97.92 dBm | -40.25 dBm |
| 6.375 MHz | 5.25 MHz | -89.60 dBm | -29.56 dBm |
| 12.00 MHz | 6 MHz | -89.45 dBm | -29.23 dBm |
| 18.00 MHz | 6 MHz | -89.52 dBm | -29.40 dBm |
| 24.00 MHz | 6 MHz | -89.38 dBm | -29.56 dBm |

 $A V_{D D 33}=D V_{D D 33}=3.3 V, R_{\text {LOAD }}=12.5 \Omega$, LIN_DIS $=0$, LIN_GN $=75 \%$ unless otherwise noted.

## LTC2000A-16



128 Carrier DOCSIS Low Band Narrowband ACLR, $\mathrm{f}_{\mathrm{DAC}}=2.7 \mathrm{Gsps}$


CARRIER POWER $=-37.77 \mathrm{dBm}$, CENTER FREQ $=832 \mathrm{MHz}$

| OFFSET FREQ | BW | LOWER | UPPER |
| :---: | :---: | :---: | :---: |
| 3.375 MHz | 750 kHz | -47.75 dBm | -104.61 dBm |
| 6.375 MHz | 5.25 MHz | -38.07 dBm | -95.82 dBm |
| 12.00 MHz | 6 MHz | -37.57 dBm | -95.53 dBm |
| 18.00 MHz | 6 MHz | -37.39 dBm | -95.43 dBm |
| 24.00 MHz | 6 MHz | -37.27 dBm | -95.18 dBm |

157 Carrier DOCSIS Gap Channel Wideband ACLR, $f_{D A C}=2.7 \mathrm{Gsps}$


157 Carrier DOCSIS Gap Channel
Narrowband ACLR, $\mathrm{f}_{\mathrm{DAC}}=2.7 \mathrm{Gsps}$


GAP CHANNEL POWER $=-96.61 \mathrm{dBm}$, CENTER FREQ $=508 \mathrm{MHz}$

| OFFSET FREQ | BW | LOWER | UPPER |
| :---: | :---: | :---: | :---: |
| 3.375 MHz | 750 kHz | -47.17 dBm | -48.00 dBm |
| 6.375 MHz | 5.25 MHz | -36.79 dBm | -36.67 dBm |
| 12.00 MHz | 6 MHz | -36.58 dBm | -36.56 dBm |
| 18.00 MHz | 6 MHz | -36.76 dBm | -36.60 dBm |
| 24.00 MHz | 6 MHz | -36.76 dBm | -36.69 dBm |

157 Carrier Tones with Gap Channel Wideband ACLR, $f_{D A C}=2.7 \mathrm{Gsps}$


157 Carrier Tones with Gap Channel Narrowband ACLR, $\mathrm{f}_{\mathrm{DAC}}=2.7 \mathrm{Gsps}$


## 

$A V_{D D 33}=D V_{D D 33}=3.3 V, R_{\text {LOAD }}=12.5 \Omega$, LIN_DIS $=0, \operatorname{LIN} \_G N=75 \%$ unless otherwise noted.


2000A G46

LTC2000A-14 Integral Nonlinearity (INL)


2000A G49
LTC2000A-16 Single Carrier WCDMA
ACLR at $350 \mathrm{MHz}, \mathrm{f}_{\mathrm{DAC}}=2.7 \mathrm{Gsps}$


| OFFSET FREQ | BW | LOWER | UPPER |
| :---: | :---: | :---: | :---: |
| 5.00 MHz | 3.84 MHz | -95.14 dBm | -94.76 dBm |
| 10.00 MHz | 3.84 MHz | -95.76 dBm | -96.22 dBm |
| 15.00 MHz | 3.84 MHz | -95.41 dBm | -95.10 dBm |
| 20.00 MHz | 3.84 MHz | -95.69 dBm | -96.41 dBm |
| 25.00 MHz | 3.84 MHz | -95.00 dBm | -96.69 dBm |

LTC2000A-14 Differential
Nonlinearity (DNL)


Additive Phase Noise,
$\mathrm{f}_{\text {OUT }}=65 \mathrm{MHz}, \mathrm{f}_{\text {DAC }}=2.7 \mathrm{Gsps}$


2000A G48

LTC2000A-14 Single-Tone NSD vs $f_{\text {OUT }}$ and $f_{\text {DAC }}$


TYPICAL PGRFORMANCE CHARACTERISTICS $I_{\text {outrs }}=40 \mathrm{ma}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{AV} \mathrm{VDO18}=\mathrm{DV}_{0018}=1.86 \mathrm{~V}$, $A V_{D D 33}=D V_{D D 33}=3.3 V, R_{L O A D}=12.5 \Omega$, LIN_DIS $=0, L_{I N} \quad G N=75 \%$ unless otherwise noted.




## PIn functions

$A_{\text {DD18: }}$ : 1.8 V Analog Supply Voltage Input. 1.8 V to 1.92 V .
AV $_{\text {DD33: }}$ : 3.3 V Analog Supply Voltage Input. 3.135 V to 3.465 V .

CKP, CKN: DAC Sample Clock Inputs. Maximum clock frequency ( $\mathrm{f}_{\mathrm{DAC}}$ ) is 2700 MHz . Clock signal should be AC coupled.
$\overline{\mathrm{CS}}$ : Serial Interface Chip Select Input. When $\overline{\mathrm{CS}}$ is Iow, SCK is enabled for shifting data on SDI into the register. When $\overline{\mathrm{CS}}$ is taken high, SCK is disabled and SDO is high impedance.
DAP[15:0], DAN[15:0]: Port ALVDS Data Inputs. Maximum data rate is 1.35 Gbps . Port A is used only in dual-port mode. Connect to GND if not used. The data input format is two's complement.
DBP[15:0], DBN[15:0]: PortB LVDS Data Inputs. Maximum data rate is 1.35 Gbps . In single-port mode, only Port B is used. In dual-port mode, the sample from Port B appears at I IOUTP/N one cycle after the sample from Port A. The data input format is two's complement.
DCKIP, DCKIN: LVDS Data Clock Inputs. Maximum frequency ( $f_{\text {DCKI }}$ ) is 675 MHz . In dual-port mode, $\mathrm{f}_{\mathrm{DCKI}}=$ $f_{D A C} / 4$. In single-port mode, $f_{D C K I}=f_{D A C} / 2$
DCKOP, DCKON: LVDS Data Clock Outputs. Maximum frequency is 675 MHz . Select frequency ( $\mathrm{f}_{\mathrm{DAC}} / 4$ or $\mathrm{f}_{\mathrm{DAC}} / 2$ ), output current ( 3.5 mA or 7 mA ), and termination (none or $100 \Omega$ ) using register 0x02.
$\mathrm{DV}_{\mathrm{DD18}}: 1.8 \mathrm{~V}$ Digital Supply Voltage Input. 1.8 V to 1.92 V .
DV ${ }_{\text {DD33: }}$ 3.3V Digital Supply Voltage Input. 3.135V to 3.465 V .

FSADJ: Full-Scale Adjust Pin. The DAC full-scale current is $16 \bullet\left(V_{\text {REFIO }} / R_{\text {FSADJ }}\right)$. Connecta $500 \Omega$ resistor from FSADJ to GND to set the full-scale current to 40 mA .

GND: Ground.
$I_{\text {Outp, }} I_{\text {Outn: }}$ DAC Analog Current Outputs. Differential output is nominally $\pm 40 \mathrm{~mA}$. Maximum update rate is 2.7Gsps. The output current is evenly divided between I Outp and I IOUTN when the two's compliment DAC code is set to mid-scale (all zeros).
$\overline{\mathrm{PD}}$ (Pin S1): Active Low Power-Down Input. When $\overline{\mathrm{PD}}$ is Iow, the LTC2000A supply current is less than $440 \mu \mathrm{~A}$. To exit power-down mode switch PD high to $\mathrm{SV}_{\mathrm{DD}}$.

REFIO: Reference Voltage Input or Output. The 1.25 V internal reference is available at the pin through a 10k internal resistor. May be overdriven with an external reference voltage between 1.1 V and 1.4 V .

SCK: Serial Interface Clock Input. Maximum frequency is 50 MHz .

SDI: Serial Interface Data Input. Data on SDI is clocked in on the rising edge of SCK.

SDO: Serial Interface Data Output. Data is clocked out onto SDO by the falling edge of SCK. SDO is high impedance when $\overline{\mathrm{CS}}$ is high.
SV ${ }_{\text {DD }}$ : SPI Supply Voltage Input. 1.71V to 3.465 V .
TSTP, TSTN: Test Output Pins. May be optionally used to measure internal temperature or timing of LVDS inputs. See Measuring Internal Junction Temperature and Measuring LVDS Input Timing Skew sections in Applications Information. Use SPI internal registers 0x18 and 0x19 to control TSTP/N. Connect to GND if not used.

Note: For pin locations, refer to the Pin Locations section of this data sheet.

## BLOCK DIAGRAM



## timing DIAGRAmS



Figure 1. Serial Interface Timing


Figure 2. LVDS Interface Timing (DCKI_Q = O, DCK_TADJ = 000)


Figure 3. LVDS Interface Timing ( $D C K I \_Q=1$ )

## OPERATION

## Introduction

The LTC2000A is a family of 2.7 Gsps current steering DACs. Three resolutions (16-, 14-, 11-bit) are available in a 170-lead BGA package. The LTC2000A features high output bandwidth and output current, while maintaining a clean output spectrum with low spurs, making it ideal for generating high frequency or broadband signals. The LTC2000A output current is nominally 40 mA and is a scaled (16x) replica of the current flowing out of the FSADJ pin (nominally 2.5 mA ). The high output current allows
flexibility in the output impedance, and the high FSADJ current and low scaling factor give excellent close-in phase noise performance.
The LTC2000A has two 16-, 14-, 11-bit wide LVDS or DHSTL-compatible parallel data input ports (DAP/N, DBP/N). Each data input port is capable of receiving two's complement data at up to 1.35 Gbps using a double data rate (DDR) data input clock (DCKIP/N) at up to 675MHz. The DDR data input clock may be either in quadrature or in phase with the data arriving on the data input ports.

## operation

After incoming data is sampled by DCKIP/N, an internal multiplexer interleaves the data for resampling by the DAC sample clock (CKP/N). See Figures 4a and 4b. After a pipeline delay (latency) of up to 11 DAC sample clock cycles, the rising edges of CKP/N update the DAC code and a proportional differential output current is steered between the two outputs (loutp/N). Note it takes about 3ns (aperture delay) from the CKP/N rising edge that updates a DAC code to the actual I OUTP/n transition for that DAC code.
An internal clock synchronizer monitors the incoming phase of DCKIP/N and chooses the appropriate phase for the multiplexer control signals to ensure that the data is sampled correctly by CKP/N. The LTC2000A also generates an LVDS clock output (DCKOP/N) by dividing the sample clock frequency to simplify clocking of the host FPGA or ASIC. Additional features such as pattern generation, LVDS Ioopout, and junction temperature sensing simplify system development and testing.
The serial peripheral interface (SPI) port allows configuration and read back of the internal registers which control the above functions.

## Dual-Port Mode

In dual-port mode, data is written to both ports $A$ and $B$ simultaneously and then subsequently interleaved inside the LTC2000A, allowing DAC output sampling rates of up to 2.7 Gsps . Figures 4a and 4b show a simplified block diagram and sample waveforms for dual-port operation.
The LVDS data input ports $A$ and $B$ are sampled on both the falling and rising edges of the DDR data input clock (DCKIP/N) by four groups of flip-flops. The contents of these flip-flops are then interleaved by the 4:1 MUX and sampled by the DAC sample clock (CKP/N) at frequencies up to 2.7 GHz , with data from port A (DAP/N) preceding data from port $\mathrm{B}(\mathrm{DBP} / \mathrm{N})$ at the DAC output.

Note that the sample clock (CKP/N) frequency is always four times the DDR data input clock (DCKIP/N) frequency in dual-port mode. For example, to use the DAC at2.7Gsps, apply a 2.7 GHz clock to $\mathrm{CKP} / \mathrm{N}$ and a 675 MHz clock to DCKIP/N and send data into both ports A and B (DAP/N, DBP/N) at $1.35 G$ sps per port.
Latency is defined as the delay from the DCKIP/N transition that samples a DAC code to the CKP/N rising transition which causes that sample to appear at the DAC output IOUTP/N. In dual-port mode the latency from DAP/N to Ioutp/n is 10 sample clock cycles and the latency from DBP/N to I IOUTP/N is 11 cycles, starting from the CKP/N rising edge that immediately follows the DCKIP/N transition that sampled the DAC code (Figure 4b).

## Single-Port Mode

In single-port mode, data is written to port B (DBP/N) only, allowing DAC output sampling rates of up to 1.35Gsps. Figures 4c and 4d show a block diagram and sample waveforms representing single-portoperation. Samples are written to port $\mathrm{B}(\mathrm{DBP} / \mathrm{N})$ and sampled on both the falling and rising edges of the DDR data input clock (DCKIP/N) by two groups of flip-flops. The contents of these flip-flops are then interleaved into a single data stream by the $2: 1$ MUX and sampled by the DAC sample clock (CKP/N) at frequencies up to 1.35 GHz .

Note that in single-port mode the sample clock (CKP/N) frequency is always twice the DDR data input clock (DCKIP/N) frequency. For example, to use the DAC at 1.35Gsps, apply a 1.35 GHz clock to CKP/N and a 675MHz clock to DCKIP/N and send data into port B (DBP/N) at 1.35Gsps. In singleport mode, port A (DAP/N) should be grounded. Due to the design of the internal clock synchronizer in single port mode, there is a half cycle shift in the single port latency. The latency from DBP/N to IoutP/N in single-port mode is 7.5 sample clock cycles, starting from the CKP/N falling edge that immediately follows the DCKIP/N transition that sampled the DAC code (Figure 4d).

## OPERATION



Figure 4a. Simplified Block Diagram - Dual-Port Operation


Figure 4b. Sample Waveforms - Dual-Port Operation

## operation



Figure 4c. Simplified Block Diagram - Single-Port Operation


Figure 4d. Sample Waveforms - Single-Port Operation

## OPERATION

## Serial Peripheral Interface (SPI)

The LTC2000A uses an SPI/MICROWIRE-compatible 3-wire serial interface to configure and read back internal registers. The $S_{D D}$ pin is the power supply for the SPI interface (nominally 1.8 V or 3.3 V ). The $\overline{\mathrm{CS}}$ input is level triggered. When this input is taken low, it acts as a chipselect signal, enabling the SDI and SCK buffers and the SPI input register. After the falling edge of $\overline{\mathrm{CS}}$, the first data byte clocked into SDI by the rising edges of SCK is the command byte. The first bit of the command byte signifies a read $(R / W=1)$ or write $(R / W=0)$ operation. The next seven bits contain the register address, which completes the command byte.
The next byte transferred after the command byte is the data byte. For write operations, the data byte is written to the SPI register specified by the register address set in the command byte. During read operations, the data byte is ignored, and the contents of the selected SPI register are clocked out onto the SDO pin by the falling edges of SCK. During write operations, SDO will be low. When CS goes high, SDO is high impedance. Figure 5 shows the SPI command and data input.
Users wishing to transfer multiple bytes of data at once may do so, with the address for each subsequent byte automatically incremented internally. The address will continue to increment until $\overline{\mathrm{CS}}$ goes high or until address bits $\mathrm{A}[4: 0]$ reach $0 \times 1 \mathrm{~F}$, after which subsequent bytes will continue to be written to the same address.

Reserved address and bit locations should not be written with any value other than zero. Table 11 contains a full description of all internal SPI registers and can be found in the SPI Register Summary section.

## Power-On Reset

The internal power-on reset circuit will reset the LTC2000A upon power up and clear the output to mid-scale when power is first applied, making system initialization consistent and repeatable. All internal registers are reset to $0 \times 00$, with the exception of register address $0 \times 08$, which resets to 0x08. A software reset can also be applied by using the SPI interface to load 0x01 into register address $0 \times 01$, setting SW_RST to 1 (see Table 1). Note that the SW_RST bit is automatically cleared when $\overline{C S}$ returns high. It is recommended that users perform a software reset once all power supplies are stable.

## Power Down

Users wishing to save power when the DAC is not being used may reduce the supply current to less than $440 \mu \mathrm{~A}$ by pulling the $\overline{\mathrm{PD}}$ pin to GND or by writing to register $0 \times 01$ to set FULL_PD = 1. Alternatively, users may power down unused portions of the chip individually using DAC_PD, CK_PD, DCKO_DIS, DCKI_EN, DA_EN, and DB_EN in registers $0 \times 01,0 \times 02,0 \times 03$, and $0 \times 04$ (see Table 1).

## Reference Operation

The LTC2000A has a 1.25 V internal bandgap voltage reference that drives the REFIO pin through a 10k internal resistor, and should be buffered if driving any additional external load. For noise performance, a $0.1 \mu \mathrm{~F}$ capacitor to GND is recommended on the REFIO pin, but is not required for stability.
In the case where an external reference would be preferred, the external reference is simply applied to the REFIO pin and overdrives the internal reference. The acceptable external reference range is 1.1 V to 1.4 V .


Figure 5. SPI Command and Data Input

## operation

Table 1. Power-On Reset and Power-Down SPI Registers

| ADDRESS | BIT | NAME | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| $0 \times 01$ | 0 | SW_RST | Software Reset. Set SW_RST = 1 to restore all registers to their power-on reset state. SW_RST is automatically cleared when $\overline{\mathrm{CS}}$ returns high. All registers reset to $0 \times 00$, except address $0 \times 08$ which resets to $0 \times 08$. |
|  | 1 | DAC_PD | DAC Power Down. Set DAC_PD = 1 to power down the DAC and FSADJ bias circuits. |
|  | 2 | FULL_PD | Full Power Down. Set FULL_PD = 1 to power down all active circuits on the chip and reduce the supply current to less than $100 \mu \mathrm{~A}$. |
| $0 \times 02$ | 0 | CK_PD | CKP/N Clock Receiver Power Down. CKP/N clock receiver is powered down when CK_PD = 1 . |
|  | 4 | DCKO_DIS | DCKOP/N Output Disable. Set DCKO_DIS = 1 to power down the DCKO LVDS transmitter. For DCKO_DIS = 1, DCKOP/N are high impedance. |
| 0x03 | 0 | DCKI_EN | DCKIP/N Clock Receiver Enable. Set DCKI_EN = 1 to enable the DCKI clock receiver. |
| 0x04 | 0 | DA_EN | DAC Data Port A LVDS Receiver Enable. Set DA_EN = 1 to enable port A (DAP/N) LVDS receivers. For DA_EN $=0$, port A LVDS receivers are powered down and port A data will be zeroes. |
|  | 1 | DB_EN | DAC Data Port B LVDS Receiver Enable. Set DB_EN = 1 to enable port B (DBP/N) LVDS receivers. For DB_EN $=0$, port B LVDS receivers are powered down and port $B$ data will be zeroes. |

Note: Registers $0 \times 01$ to $0 \times 04$ reset to $0 \times 00$ (default).

## Setting the Full-Scale Current

The full-scale DAC output current (loutfs) is nominally 40 mA , but can be adjusted as low as 10 mA or as high as 60 mA . The full-scale current is set by placing an external resistor (RFSADJ) between the FSADJ pin and GND. An internal reference control loop amplifier sets the current flowing through RFSADJ such that the voltage at FSADJ is equal to the voltage at REFIO, which is typically 1.25 V . Ioutrs is set as a scaled replica of the current flowing out of the FSADJ pin (lFsADJ):

$$
\begin{aligned}
& I_{\text {FSADJ }}=\frac{V_{\text {REFIO }}}{R_{\text {FSADJ }}} \\
& I_{\text {OUTFS }}=16 \bullet I_{\text {FSADJ }} \cdot \frac{256}{256+\text { GAIN_ADJ }}
\end{aligned}
$$

where GAIN_ADJ is a6-bittwo's complement number from -32 to 31 (nominally 0 ) which can be programmed using SPI register $0 \times 09$ as shown in Table 2. For example, for $R_{\text {FSADJ }}=500 \Omega, V_{\text {REFIO }}=1.25 \mathrm{~V}$, and GAIN_ADJ $=0 \times 00$, the control loop will force 1.25 V at the FSADJ pin, causing 2.5 mA to flow through RFSADJ. Ioutfs will then be set to $16 \cdot 2.5 \mathrm{~mA}=40 \mathrm{~mA}$.

Changing GAIN_ADJ to 0x1F ( +31 ) will decrease the current by $10.8 \%$ to 35.7 mA . Changing GAIN_ADJ to $0 \times 20$ $(-32)$ will increase the current by $14.3 \%$ to 45.7 mA .

Note that GAIN_ADJ appears in the denominator of the equation for Ioutss, so the adjustment resolution varies from $0.5 \%$ to $0.3 \%$ per step. The circuit shown in Figure 6 may be used to vary the full-scale output current beyond the range of the GAIN_ADJ register.
DAC linearity and harmonic distortion may be degraded when using full-scale currents other than 40 mA . The fullscale current must notexceed 60 mA , and is recommended to be at least 10 mA .


Figure 6. LTC2000A Full-Scale Adjust from 20mA to 60mA

## OPERATION

Table 2. Full-Scale Gain Adjustment

| ADDRESS | BIT | NAME | DESCRIPTION |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $0 \times 09$ | [5:0] | GAIN_ADJ | GAIN_ADJ (HEX) | GAIN_ADJ (DECIMAL) | GAIN ADJUSTMENT | FULL-SCALE CURRENT $\left(\mathrm{R}_{\text {FSADJ }}=500 \Omega, \mathrm{~V}_{\text {REFIO }}=1.25 \mathrm{~V}\right)$ |
|  |  |  | 0x1F | +31 | 89.2\% | 35.68 mA |
|  |  |  | 0x1E | +30 | 89.5\% | 35.80 mA |
|  |  |  | - | - | - | - |
|  |  |  | $0 \times 01$ | +1 | 99.6\% | 39.84 mA |
|  |  |  | 0x00 | 0 | 100.0\% | 40.00 mA |
|  |  |  | 0x3F | -1 | 100.4\% | 40.16 mA |
|  |  |  | - | - | - | - |
|  |  |  | $0 \times 21$ | -31 | 113.8\% | 45.51 mA |
|  |  |  | 0x20 | -32 | 114.3\% | 45.71 mA |

Note: Register 0x09 resets to 0x00 (default).

## DAC Transfer Function

The LTC2000A contains an array of current sources that are steered through differential switches to either I Outp or I IOUTn, depending on the DAC code programmed through the LVDS parallel interface. The LTC2000A uses a 16-/14-/11-bit two's complement DAC code. The complementary current outputs, I IOUTP and I IOUTN, source current from 0 mA to $\mathrm{I}_{\text {OUTFs. }}$. For $\mathrm{I}_{\text {OUTFS }}=40 \mathrm{~mA}$ (nominal), $I_{\text {OUTP }}$ swings from 0 mA (for zero-scale DAC code) to 40 mA (for full-scale DAC code). I Ioutn is complementary to Ioutp. When the DAC code is set to mid-scale (all zeros), I IOUTFS is evenly divided between $\mathrm{I}_{\text {OUTP }}$ and $\mathrm{I}_{\text {OUTN. }}$ I IOUTP and $\mathrm{I}_{\text {OUTN }}$ are given by the following formulas:

## LTC2000A-16:

$I_{\text {OUTP }}=I_{\text {OUTFS }} \cdot($ CODE +32768$) / 65536+I_{\text {OUTCM }}$
$I_{\text {OUTN }}=I_{\text {OUTFS }} \bullet(32768-$ CODE -1$) / 65536+I_{\text {OUTCM }}$
LTC2000A-14:
$I_{\text {OUTP }}=I_{\text {OUTFS }} \bullet($ CODE +8192$) / 16384+I_{\text {OUTCM }}$
$I_{\text {OUTN }}=I_{\text {OUTFS }} \bullet(8192-$ CODE $-1 / 4) / 16384+I_{\text {OUTCM }}$
LTC2000A-11:
$I_{\text {OUTP }}=I_{\text {OUTFS }} \cdot($ CODE +1024$) / 2048+I_{\text {OUTCM }}$
$I_{\text {OUTN }}=I_{\text {OUTFS }} \bullet(1024-$ CODE $-1 / 32) / 2048+I_{\text {OUTCM }}$
The DAC code ranges from $-2^{\mathrm{N}-1}$ to $2^{\mathrm{N}-1}-1$, with N being the DAC resolution (16/14/11). I IUTCM is a small, constant common-mode output current that is equal to approximately $0.2 \%$ full-scale, or $80 \mu \mathrm{~A}$ for $\mathrm{l}_{\text {OUTFS }}=40 \mathrm{~mA}$.

The LTC2000A differential output currents typically drive a resistive load either directly ordrive an equivalent resistive load through a transformer (see the Output Configurations section). The voltage outputs generated by the I OUTP and Ioutn outputs currents are then:

$$
\begin{aligned}
& V_{\text {OUTP }}=I_{\text {OUTP }} \cdot R_{\text {LOAD }} \\
& V_{\text {OUTN }}=I_{\text {OUTN }} \cdot R_{\text {LOAD }} \\
& V_{\text {DIFF }}=V_{\text {OUTP }}-V_{\text {OUTN }}=\left(l_{\text {OUTP- }} \text { OUTN }\right) ~ \bullet R_{\text {LOAD }}
\end{aligned}
$$

Substituting the values above gives:

## LTC2000A-16:

$\mathrm{V}_{\text {DIFF }}=\mathrm{V}_{\text {REFIO }} \bullet\left(\mathrm{R}_{\text {LOAD }} / R_{\text {FSADJ }}\right) \cdot(2 \cdot$ CODE +1$) / 4096$ LTC2000A-14:
$V_{\text {DIFF }}=V_{\text {REFIO }} \bullet\left(R_{\text {LOAD }} / R_{\text {FSADJ }}\right) \cdot(2 \cdot C O D E+1 / 4) / 1024$ LTC2000A-11:
$\mathrm{V}_{\text {DIFF }}=\mathrm{V}_{\text {REFIO }} \bullet\left(\mathrm{R}_{\text {LOAD }} / R_{\text {FSADJ }}\right) \cdot(2 \cdot \mathrm{CODE}+1 / 32) / 128$
Note that the gain of the DAC depends on the ratio of R LOAD to $\mathrm{R}_{\mathrm{FSADJ}}$, and the gain error tempco is affected by the temperature tracking of RLOAD with RFSADJ.

## Analog Outputs ( $l_{\text {OUTP/N }}$ )

The two complementary analog outputs ( $\mathrm{I}_{\text {OUTP/N }}$ ) have low output capacitance that, with appropriate R ROAD values, can achieve high output bandwidths of 2.1 GHz. The analog outputs also have an internal impedance of $50 \Omega$ to GND that will affect the calculation of R LOAD and the output

## operation

voltage swing of the DAC. For example, loading both I OUTP and I Ioutn with external $50 \Omega$ resistors to GND will cause $R_{\text {LOAD }}$ to equal $25 \Omega$. Assuming an IOUTFS of $40 \mathrm{~mA}, \mathrm{~V}_{\text {DIFF }}$ will swing between 1 V and -1 V .
The specified output compliance voltage range is $\pm 1 \mathrm{~V}$. Above 1V, the differential current steering switches will start to approach the transition from saturation to linear region and degrade DAC linearity. Below -1V protection diodes will limit the swing of the DAC. Small voltage swings and low common-mode voltages typically result in the best distortion performance.

## DAC Sample Clock (CKP/N)

The DAC sample clock (CKP/N) is used to update the LTC2000A outputs at rates of up to 2.7 Gsps . Provide a clean, low jitter differential clock at up to 2.7 GHz on pins CKP/N (see Generating the DAC Sample Clock section). The DC bias point of CKP/N is set internally through a $5 \mathrm{k} \Omega$ impedance. A OdBm DAC sample clock should be sufficient to obtain the performance shown in the Typical Performance Characteristics section. For best jitter and phase noise, AC couple a differential clock onto CKP/N with balanced duty cycle and the highest possible amplitude and slew rate.

Use SPI register 0x02 to control the DAC sample clock receiver (Table 3). The LTC2000A contains a clock detector which sets CK_OK = 1 if the DAC sample clock is present and $f_{\text {DAC }}>50 \mathrm{MHz}$. When the sample clock is not present (CK_OK = 0), the DAC output is forced to mid-scale and the internal data path is held at reset. Set CK_PD $=1$ to
power down the clock receiver and save power when the DAC is not being used. Note that at power-on reset, the DAC sample clock receiver is on by default.

## Divided Clock Output (DCKOP/N)

The LTC2000A contains a programmable clock divider and LVDS transmitter which provide a divided version (either $\mathrm{f}_{\text {DAC }} / 4$ or $\mathrm{f}_{\text {DAC }} / 2$ ) of the DAC sample clock for use by the host FPGA or ASIC. Use SPI register 0x02 to control DCKOP/N (Table 3). At power-on reset, the LVDS transmitter will provide a clock signal at $\mathrm{f}_{\mathrm{DAC}} / 4$ with a 3.5 mA differential output current.

If desired, set DCKO_DIV $=1$ to change the divided clock output frequency to $f_{\text {DAC }} / 2$. The output current can be increased to 7 mA by setting DCKO_ISEL = 1 , and an internal $100 \Omega$ differential termination can be enabled by setting DCKO_TRM $=1$. Set DCKO_DIS $=1$ to disable the LVDS transmitter and save power when not in use.

## LVDS Data Clock Input (DCKIP/N)

The DAC code data written to the LTC2000A is captured on both the rising and falling edges of DCKIP/N. For single-port operation, provide a DDR clock at half the DAC sample clock frequency ( $\mathrm{f}_{\mathrm{DCKI}}=\mathrm{f}_{\text {DAC }} / 2$ ). To use a 1.35 GHz sample clock in single-port mode, provide a 675 MHz clock on DCKIP/N. For dual-port operation, provide a DDR clock at one quarter the DAC sample clock frequency ( $\mathrm{f}_{\mathrm{DCKI}}=\mathrm{f}_{\mathrm{DAC}} / 4$ ). To use a 2.7 GHz sample clock in dual-port mode, provide a 675MHz clock on DCKIP/N.

Table 3. DAC Sample Clock, and Divided Clock Output SPI Registers

| ADDRESS | BIT | NAME | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| 0x02 | 0 | CK_PD | CKP/N Clock Receiver Power Down When CK_PD = 1 |
|  | 1 | CK_OK | CKP/N Clock Present Indicator. When CK_OK = 1, clock is present at CKP/N pins and $f_{\text {DAC }}>50 \mathrm{MHz}$. When CK_OK = 0 , DAC output is forced to mid-scale. CK_OK is read only. |
|  | 4 | DCKO_DIS | DCKOP/N Output Disable. Set DCKO_DIS = 1 to power down the DCKO LVDS transmitter. For DCKO_DIS = 1, DCKOP/N are high impedance. |
|  | 5 | DCKO_DIV | DCKOP/N Divide Select. When DCKO_DIV $=0, \mathrm{f}_{\text {DCKOP } / N}=\mathrm{f}_{\text {DAC }} / 4$. When DCKO_DIV $=1, \mathrm{f}_{\text {DCKOP }} / \mathrm{N}=\mathrm{f}_{\text {DAC }} / 2$. |
|  | 6 | DCKO_ISEL | DCKOP/N Output Current Select. When DCKO_ISEL = 0 , output current is 3.5 mA . When DCKO_ISEL = 1 , output current is 7 mA . |
|  | 7 | DCKO_TRM | DCKOP/N Internal Termination On. When DCKO_TRM $=0$, there is no internal termination at DCKOP/N. When DCKO_TRM $=1$, there is $100 \Omega$ between DCKOP and DCKON. |

[^0]
## operation

Table 4. LVDS Clock SPI Registers

| ADDRESS | BIT | NAME | DESCRIPTION |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0x03 | 0 | DCKI_EN | DCKIP/N Clock Receiver Enable. DCKI_EN = 1 enables LVDS clock receiver. |  |  |
|  | 1 | DCKI_OK | DCKIP/N Clock Present Indicator. When DCKI_OK = 1, clock is present at DCKIP/N pins and $f_{\text {DCKIP/N }}>25 \mathrm{MHz}$. When DCKI_OK = 0 , DAC output is forced to mid-scale unless pattern generator is enabled (PGEN_EN = 1). DCKI_OK is read only. |  |  |
|  | 2 | DCKI_Q | DCKIP/N Quadrature Phase Select. For DCKI_Q = 0, DCKIP/N should be in phase with DAP/N and DBP/N. Set DCKI_Q $=1$ to use DCKIP/N in quadrature with DAP/N and DBP/N. |  |  |
|  | [6:4] | DCKI_TADJ | DCKIP/N Delay Adjust. Use with DCKI_Q = 0 to adjust delay of DCKIP/N relative to DAP/N and DBP/N. For DCKI_Q = 1, DCKIP/N delay matches DAP/N and DBP/N and is unaffected by DCKI_TADJ. |  |  |
|  |  |  | DCKI_TADJ | NOMINAL DCKIP/N DELAY |  |
|  |  |  |  | DCKI_Q = 1 | DCKI_Q = 0 |
|  |  |  | 110 | Ops | 230ps |
|  |  |  | 111 | Ops | 315ps |
|  |  |  | 000 | Ops | 400ps (Default) |
|  |  |  | 001 | Ops | 485ps |
|  |  |  | 010 | Ops | 570ps |

Note: Register 0x03 resets to $0 \times 00$ (default).

Use SPI register 0x03 to control the LVDS data clock input (see Table 4). Setting DCKI_EN=1 will enable the LVDS receiver at DCKIP/N. The LTC2000A contains a clock detector which sets DCKI_OK=1 if the data input clock is present and has a frequency greater than 25 MHz (fockl $>25 \mathrm{MHz}$ ). When the data clock is not present (DCKI_OK = 0 ), the DAC output is forced to mid-scale and the internal data path is held at reset.
For maximum setup/hold margin, set DCKI_Q = 1 and provide DCKIP/N in quadrature ( $90^{\circ}$ out of phase) with the data on DAP/N and DBP/N (Figure 3 in the Timing Diagrams section). For DCKI_Q $=1$, the internal delays on DCKIP/N, DAP/N, and DBP/N are nominally matched.
Alternatively, itis possible to leave DCKI_Q=0 and provide the clock at DCKIP/N in phase with the data on DAP/N and DBP/N (see Figure 2 of the Timing Diagram section). In this case, an internal 400ps delay on DCKIP/N is used to provide setup/hold margin. Note that for DCKI_Q $=0$, supply and temperature variation may reduce the setup/ hold margin on the bus by up to 150 ps. If desired, users may use the DCKI_TADJ bits in register 0x03 to adjust the 400ps internal DCKIP/N delay with a typical resolution of 85ps.
Board trace lengths on DCKIP/N, DAP/N, and DBP/N must be carefully matched to ensure that phase alignment is
maintained on all inputs. If desired during development, users may observe the relative timing of neighboring LVDS inputs on the TSTP/N pins (refer to the Measuring LVDS Input Timing Skew section).

## LVDS Data Input Ports (DAP/N, DBP/N)

The LTC2000A-16/LTC2000A-14/LTC2000A-11 allow for DAC Code Data to be applied through one or two parallel 16-/14-11-bit LVDS ports (DAP/N, DBP/N). Each port can run up to 1.35 Gbps using a double-data-rate (DDR) LVDS data clock (DCKIP/N) at frequencies up to 675MHz. The data input format is two's complement.
There are two modes of operation for applying the DAC code to the LTC2000A - single-port mode and dualport mode. Single port operation uses only LVDS port B (DBP/N) and allows sample rates of up to 1.35 Gsps . Dual port operation uses both LVDS ports (DAP/N and DBP/N) and allows sample rates up to 2.7 Gsps .
Use SPI register 0x04 to control the LVDS data input ports (see Table 5). After the clocks have stabilized and the synchronizer has initialized itself, set DATA_EN = 1 to allow the data from ports A and B to be used to update the DAC code. Clear DATA_EN = 0 to mute the DAC and force the DAC code to mid-scale as desired.

## operation

Table 5. LVDS Data Input SPI Registers

| ADDRESS | BIT | NAME | DESCRIPTION |
| :---: | :---: | :---: | :--- |
| $0 \times 04$ | 0 | DA_EN | DAC Data Port A LVDS Receiver Enable. DA_EN $=1$ enables port A receivers. For DA_EN $=0$, receivers are powered <br> down and port A data is $0 \times 0000$. |
|  | 1 | DB_EN | DAC Data Port B LVDS Receiver Enable. DB_EN $=1$ enables port B receivers. For DB_EN $=0$, receivers are powered <br> down and port B data is $0 \times 0000$. |
|  | 2 | DATA_SP | DAC Data Single Port Mode Select. DATA_SP $=1$ sets single port mode and only port B data is used to update the DAC <br> code. DATA_SP $=0$ sets dual-port mode and data from both ports A and B are used. |
|  | 3 | DATA_EN | DAC Data Enable. DATA_EN $=0$ mutes the DAC output by forcing the DAC code to mid-scale. DATA_EN $=1$ allows data <br> from data ports A and B to be used to update the DAC code. |

Note: Register 0x04 resets to $0 \times 00$ (default).

For single port operation, set DATA_SP $=1, D A \_E N=0$, DB_EN = 1 and provide data to LVDS port B (DBP/N) only. For dual port operation leave DATA_SP = 0 , set DA_EN = 1 and DB_EN = 1, and provide interleaved data to LVDS ports $A$ and $B(D A P / N, D B P / N)$. The data on port $A$ will precede the data on port $B$ at the DAC output.

## Clock Synchronizer

Figure 7 shows a simplified block diagram of the internal clock synchronizer. The synchronizer monitors the incoming phase of DCKIP/N using a pair of internal phase comparators. The synchronizer then automatically adjusts the


Figure 7. Simplified Block Diagram — Clock Synchronizer in Dual-Port Mode

## OPERATION

phase of the MUX control signals as needed to track any slow drift in the phase between the DCKIP/N and CKP/N due to supply and temperature variation. This ensures that data is sampled correctly by CKP/N.

Use SPI registers $0 \times 05$ and $0 \times 06$ (Table 6) to observe and control the operation of the synchronizer. Upon power-up, apply clocks to CKP/N and DCKIP/N and set DCKI_EN = 1 (register 0x03) to enable the LVDS data clock receiver. Allow at least 1 ms after the clocks have stabilized for the synchronizer to initialize, after which the LTC2000A is ready to accept LVDS input data.

The synchronizer uses phase comparators to monitor the phase of the data input clock relative to the sample
clock divider which controls the MUX. The outputs of these phase comparators (SYNC_PH) may be observed in register 0x06.

The SYNC_PS bits controlthe phase of the data multiplexer. For SYNC_MSYN = 0, the SYNC_PS bits are read-only and are automatically adjusted by the synchronizer as needed, based upon the phase of DCKIP/N indicated by SYNC_PH.
Users may choose to override the automatic synchronizer by setting SYNC_MSYN = 1 and writing values manually to SYNC_PS to set the phase of the internal multiplexer. When using SYNC_MSYN = 1, users must monitor SYNC_PH and adjust SYNC_PS as needed according to Table 6. For further details see the Synchronizing Multiple LTC2000As section.

Table 6. Clock Synchronizer SPI Registers

| ADDRESS | BIT | NAME | DESCRIPTION |  |  |
| :---: | :---: | :---: | :--- | :--- | :--- |
| 0x05 | $[1: 0]$ | SYNC_PS | Synchronizer Phase Select. Selects phase of internal data multiplexer. SYNC_PS is read-only when SYNC_MSYN = 0 . |  |  |

Note: Registers $0 \times 05$ and $0 \times 06$ reset to $0 \times 00$ (default).

## operation

## Minimizing Harmonic Distortion

The LTC2000A contains proprietary dynamic linearization circuitry which dramatically reduces 3rd order harmonic distortion in the DAC output. SPI registers 0x07 and 0x08 are used to control these circuits (see Table 7). Optimal performance is normally achieved by setting LIN_VMX and LIN_VMN (register Ox08) to correspond to the maximum and minimum voltages expected at I IUTP/N. At power-on reset the default values are 0b1000 and 0b0000, which are appropriate for IOUTP/N swinging between 500 mV and GND. If an application requires a different voltage swing, LIN_VMX and LIN_VMN can be programmed by writing to register 0x08 (see Table 7). For applications in which IOUTP/N swing below GND, use LIN_VMN = 0b0000.
In some applications where 2-tone intermodulation distortion (IMD) is a critical specification, it may be desired to vary the amount of 3rd order harmonic correction. For high sampling frequencies (fDAC > 2Gsps), adjusting LIN_GN in register 0x07 (see Table 7) can improve 2-tone intermodulation distortion at the expense of higher 3rd order harmonic distortion. For best IMD performance at high sampling frequencies, users may also choose to disable dynamic linearization by setting LIN_DIS $=1$. SFDR and IMD curves in the Typical Performance Characteristics section show more detail regarding this effect. Note that for $f_{\text {DAC }}<2 G s p s$, it is recommended to leave the dynamic linearization enabled.

## Measuring LVDS Input Timing Skew

It is important to ensure that the LVDS inputs (DCKIP/N, DAP/N, DBP/N) are well aligned. Skew between clock and data lines, for example due to board trace length mismatch or output timing mismatch inside the host FPGA or ASIC, will degrade the setup and hold margin of the incoming data. The LTC2000A includes an internal test multiplexer which may be used during development to verify timing alignment by comparing the timing of LVDS inputs one pair at a time through the TSTP/N pins.
Use SPI register 0x18 to control this test multiplexer (see Table 8). Be sure TDIO_EN = 0 in register $0 \times 19$ and then set LMX_EN = 1 to enable the test multiplexer output. The signal from the LVDS data input will be driven onto TSTP/N by an NMOS differential pair steering a 6.6 mA sink current onto an external load. Connect a pair of $50 \Omega$
resistors from TSTP/N to 3.3 V and observe TSTP/N on a high speed oscilloscope.
Apply clocks to CKP/N and DCKIP/N and apply the pattern shown in Figure 8 to port B for single-port mode or ports $A$ and $B$ for dual-port mode. This pattern is designed to simplify comparison of rising-to-rising and falling-tofalling edge timing for each input pair. Set LMX_ADR to select a pair of LVDS inputs for timing comparison. Set LMX_MSEL = 0 to observe the first signal at TSTP/N. Set LMX_MSEL = 1 to observe the second signal with inverted output polarity.

For example, to compare DB15P/N to DCKIP/N, first write $0 \times 60$ to register 0x18 to set LMX_EN = 1, LMX_ADR = 10000 , and LMX_SEL $=0$. The signal from DB15P/N will be driven onto TSTP/N. Write 0x61 to register 0x18 to set LMX_SEL = 1 and cause DCKIP/N to appear at TSTP/N with inverted polarity.

Record the skew between the two signals and repeat this measurement for each pair of inputs. After all pairs have been measured, add the skews to calculate the total skew from DCKIP/N to each data input (DAP/N, DBP/N). In this way the skew of all LVDS data inputs (DAP/N, DBP/N) relative to DCKIP/N can be accurately measured to within 100 ps .

Note that due to internal delays inside the test multiplexer, it is only valid to compare timing between neighboring LVDS pairs using the same LMX_ADR setting. Similarly, the multiplexer itself contains up to 400ps of skew between rising and falling edges, so it is only valid to compare the timing of a rising edge at TSTP/N to another rising edge, and a falling edge to another falling edge.
Note that Figure 8 shows the suggested input pattern for the LTC2000A-16. LTC2000A-14 users should apply codes 0x1555 and 0x2AAA, and LTC2000A-11 users should apply codes $0 \times 555$ and $0 \times 2$ AA. Also note that for the LTC2000A-14 and LTC2000A-11 in dual-port mode, the timing skew of LVDS port A (DAP/N) cannot be compared to that of the LVDS clock (DCKIP/N) and LVDS port $B$ (DBP/N), as there is no single test multiplexer address (LMX_ADR) that enables a timing comparison between signals DAON/P and DCKIP/N (see Table 8). It is recommended to keep LMX_EN = 0 during normal operation.

## OPERATION

Table 7. Dynamic Linearization SPI Registers

| ADDRESS | BIT | NAME | DESCRIPTION |  |
| :---: | :---: | :---: | :---: | :---: |
| 0x07 | 0 | LIN_DIS | Dynamic Linearization Disable. Disabled when LIN_DIS = 1 . |  |
|  | [3:1] | LIN_GN | Dynamic Linearization Gain Select. Changing LIN_GN varies the amount of 3rd order harmonic correction applied to the DAC output. LIN_GN = 000 is normally optimal. |  |
|  |  |  | LIN_GN | LINEARIZATION PERCENTAGE |
|  |  |  | 110 | 50\% |
|  |  |  | 111 | 63\% |
|  |  |  | 000 | 75\% (default) |
|  |  |  | 001 | 88\% |
|  |  |  | 010 | 100\% |
|  |  |  | 011 | 113\% |
|  |  |  | 100 | 125\% |
|  |  |  | 101 | 138\% |
| 0x08 | [3:0] | LIN_VMX | Dynamic Linearization Max I IOUTP/N Voltage Select. For optimal 3rd order harmonic performance, set LIN_VMX to correspond to the maximum voltage expected at I IOUTP/N. Reset state is LIN_VMX $=1000$, which corresponds to 0.51 V . LIN_VMX must be greater than LN_VMN. |  |
|  | [7:4] | LIN_VMN | Dynamic Linearization Min IOUTP/N Voltage Select. For optimal 3rd order harmonic performance, set LIN_VMN to correspond to the minimum voltage expected at IOUTP/N. Reset state is LIN_VMN $=0000$, which corresponds to 0.0 V . LIN_VMN must be less than LN_VMX. |  |
|  |  |  | LIN_VMX/N | MAX/MIN VOLTAGE EXPECTED AT IOUTP/N |
|  |  |  | 0000 | 0.00V (Default for LIN_VMN) |
|  |  |  | 0001 | 0.16 V |
|  |  |  | 0010 | 0.19 V |
|  |  |  | 0011 | 0.22 V |
|  |  |  | 0100 | 0.25 V |
|  |  |  | 0101 | 0.31 V |
|  |  |  | 0110 | 0.38 V |
|  |  |  | 0111 | 0.44 V |
|  |  |  | 1000 | 0.51V (Default for LIN_VMX) |
|  |  |  | 1001 | 0.63 V |
|  |  |  | 1010 | 0.75 V |
|  |  |  | 1011 | 0.87V |
|  |  |  | 1100 | 1.00 V |

Note: Register 0x07 resets to 0x00 (default). Register 0x08 resets to 0x08 (default).

## LTC2000A

## OPERATION

Table 8. SPI Registers for Measuring LVDS Input Timing Skew

| ADDRESS | BIT | NAME | DESCRIPTION |
| :---: | :---: | :---: | :--- |
| $0 \times 18$ | 0 | LMX_MSEL | LVDS Test MUX Select. Set LMX_MSEL high or low to select between a pair of neighboring LVDS signals for <br> comparison at TSTP/N. |
|  | $[5: 1]$ | LMX_ADR | LVDS Test MUX Address. Use LMX_ADR to select which pair of LVDS signals will be compared at TSTP/N <br> (See Below). |
|  | 6 | LMX_EN | LVDS Test MUX Enable. Set LMX_EN $=1$ to compare timing of neighboring signals at TSTP/N. <br> Ensure TDIO_EN $=0$ when LMX_EN $=1$. |


| LMX_ADR | LTC2000A-16 |  | LTC2000A-14 |  | LTC2000A-11 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | LMX_MSEL = 0 | $\begin{gathered} \hline \text { LMX_MSEL = }=1 \\ \text { (INVERTED) } \end{gathered}$ | LMX_MSEL = 0 | $\text { LMX_MSEL = } 1$ <br> (INVERTED) | LMX_MSEL = 0 | $\text { LMX_MSEL = } 1$ (INVERTED) |
| 00000 | DA14P/N | DA15N/P | DA12P/N | DA13N/P | DA9P/N | DA10N/P |
| 00001...01001 | DA[13:5]P/N | DA[14:6]N/P | DA[11:3]P/N | DA[12:4]N/P | DA[8:0]P/N | DA[9:1]N/P |
| 01010 | DA4P/N | DA5N/P | DA2P/N | DA3N/P | - | DAON/P |
| 01011 | DA3P/N | DA4N/P | DA1P/N | DA2N/P | - | - |
| 01100 | DA2P/N | DA3N/P | DAOP/N | DA1N/P | - | - |
| 01101 | DA1P/N | DA2N/P | - | DAON/P | - | - |
| 01110 | DAOP/N | DA1N/P | - | - | - | - |
| 01111 | DCKIP/N | DAON/P | DCKIP/N | - | DCKIP/N | - |
| 10000 | DB15P/N | DCKIN/P | DB13P/N | DCKIN/P | DB10P/N | DCKIN/P |
| 10001 | DB14P/N | DB15N/P | DB12P/N | DB13N/P | DB9P/N | DB10N/P |
| 10010... 11010 | DB[13:5]P/N | DB[14:6]N/P | DB[11:3]P/N | DB[12:4]N/P | DB[8:0]P/N | DB[9:1]N/P |
| 11011 | DB4P/N | DB5N/P | DB2P/N | DB3N/P | - | DBON/P |
| 11100 | DB3P/N | DB4N/P | DB1P/N | DB2N/P | - | - |
| 11101 | DB2P/N | DB3N/P | DBOP/N | DB1N/P | - | - |
| 11110 | DB1P/N | DB2N/P | - | DBON/P | - | - |
| 11111 | DBOP/N | DB1N/P | - | - | - | - |

Note: Register 0x18 resets to 0x00 (default).


Figure 8. Sample Pattern for Measuring LVDS Input Timing Skew (LTC2000A-16)

## operation

## Measuring Internal Junction Temperature ( $\mathrm{T}_{\mathrm{J}}$ )

The LTC2000A test multiplexer may also be used to connect internal junction temperature measurement diodes to the TSTP/N pins. Ensure LMX_EN = 0 (register address 0x18) and use SPI register 0x19 to set TDIO_EN = 1 to enable this function (Table 9). There are two methods the user can choose from to measure internal junction temperature ( $\mathrm{T}_{\mathrm{J}}$ ). For TDIO_SEL = 0, an unbiased NPN transistor is diodeconnected between the TSTP/N pins with a series resistance of approximately $350 \Omega$. This diode is suitable for use with external temperature sensors which offer series resistance cancellation such as the LTC2991 or LTC2997.

If such a temperature sensor is not available, set TDIO_SEL = 1 to directly observe a temperature dependent voltage between TSTP and TSTN. The typical expected voltage at TSTP is $\mathrm{V}_{\text {TSTP }}=2.02 \mathrm{~V}-5.5 \mathrm{mV} /{ }^{\circ} \mathrm{C} \cdot\left(\mathrm{T}_{\mathrm{J}}-25^{\circ} \mathrm{C}\right)$. The junction temperature can be calculated as $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}+$ (2.02V - $\left.\mathrm{V}_{\text {TSTP }}\right) /\left(5.5 \mathrm{mV} /{ }^{\circ} \mathrm{C}\right)$. For best accuracy with TDIO_SEL = 1, use TSTN to sense GND at the bottom of the diode and calibrate the voltage at a known temperature. Typical uncalibrated accuracy is $\pm 5^{\circ} \mathrm{C}$.

## Pattern Generator

A 64 sample deep pattern generator is included in the LTC2000A to simplify system development and debug. The pattern generatorallows the userto senda repeating64 sample pattern to the DAC, completely independent of the presence or absence of valid signals on DCKIP/N, DAP/N, and DBP/N.

To use this feature, do the following:

1. Set DCKO_DIV $=0$ in register $0 \times 02$, DATA_SP $=0$ and DATA_EN = 0 in register 0x04, and PGEN_EN = 0 in register 0x1E.
2. Write 128 bytes of pattern datato address $0 \times 1 F$ (PGEN_D) to fill the pattern generator with 64 samples. Data is written MSB first, and will be applied to the DAC in the order written. Data may be written one byte at a time or in larger multi-bytewords. Forthe LTC2000A-14 and LTC2000A-11, data should be left justified with zeros filling the remaining two (LTC2000A-14) or five (LTC2000A-11) bits.
3. Set PGEN_EN = 1 to start the pattern generator.
4. Wait at least 1 ms to ensure that the synchronizer has initialized.
5. Set DATA_EN = 1 in register $0 \times 04$. The DAC will then begin to output the 64 sample pattern.

The pattern generator will send the repeating 64 sample pattern to the DAC until the user writes PGEN_EN $=0$ or DATA_EN = 0 .

To read back the pattern, set DATA_EN = 0 and PGEN_EN $=0$ and then read 128 bytes from address 0x1F. Note that the starting point of the pattern may have changed while the pattern was running. To modify the pattern, set DATA_EN = 0 and PGEN_EN = 0 and write a new 64 sample pattern to address 0x1F. Ensure PGEN_EN = 0 when reading or writing to address $0 \times 1 F$, and always read or write an entire 64 sample pattern prior to setting PGEN_EN = 1. See Table 10.

## Table 9. Internal Junction Temperature SPI Registers

| ADDRESS | BIT | NAME | DESCRIPTION |
| :---: | :---: | :---: | :--- |
| $0 \times 19$ | 0 | TDIO_EN | TSTP/N Junction Temperature Diode Enable. Set TDIO_EN $=1$ to measure internal junction temperature ( $\left.\mathrm{T}_{\mathrm{J}}\right)$ at TSTP/N. <br> Ensure LMX_EN $=0$ when TDIO_EN $=1$. |
|  | 1 | TDIO_SEL | Selects which internal temperature diode is observable at TSTP/N. <br> For TDIO_SEL $=1$, the typical voltage at TSTP with respect to TSTN is $\mathrm{V}_{\text {TSTP }}=2.02 \mathrm{~V}-5.5 \mathrm{mV} /{ }^{\circ} \mathrm{C} \cdot\left(\mathrm{T}_{J}-25^{\circ} \mathrm{C}\right)$. <br> Junction temperature can be calculated as $\mathrm{T}_{J}=25^{\circ} \mathrm{C}+\left(2.02 \mathrm{~V}-\mathrm{V}_{\text {TSTP }}\right) /\left(5.5 \mathrm{mV} /{ }^{\circ} \mathrm{C}\right)$. Typical accuracy is $\pm 5^{\circ} \mathrm{C}$. <br> For TDIO_SEL $=0$, an unbiased diode is connected b/w TSTP/N for use with external temperature sensors. |

Note: Register 0x19 resets to 0x00 (default).
Table 10 - Pattern Generator SPI Registers

| ADDRESS | BIT | NAME | DESCRIPTION |
| :---: | :---: | :---: | :--- |
| 0x1E | 0 | PGEN_EN | Pattern Generator Enable. Set PGEN_EN $=1$ to use the internal 64 sample pattern generator to provide data to the DAC. <br> Set DATA_SP $=0$, DCKO_DIV $=0$, and DATA_EN $=1$ when PGEN_EN $=1$. |
| 0x1F | $[7: 0]$ | PGEN_D | Pattern Generator Data. Write 128 bytes of data to this address to fill the pattern generator with 64 samples. <br> Data is written MSB first. Reading this location causes the pattern generator data to be shifted out through SDO. <br> Ensure PGEN_EN $=0$ when reading or writing to address 0x1F. Read or write an even number of bytes to address <br> 0x1F prior to setting PGEN_EN $=1$ to avoid corrupting the data inside the pattern generator. |

[^1]
## LTC2000A

## SPI REGISTER SUMMARY

Table 11. SPI Register List

| ADDRESS | BIT | NAME | DESCRIPTION | RESET <br> VALUE | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $0 \times 00$ | [7:0] | Reserved | Reserved |  |  |
| 0x01 | 0 | SW_RST | Software Reset. SW_RST = 1 resets all registers. | 0 | R/W |
|  | 1 | DAC_PD | DAC Power Down. DAC_PD = 1 to power down DAC core. | 0 | R/W |
|  | 2 | FULL_PD | Full Power Down. FULL_PD = 1 to power down LTC2000A. | 0 | R/W |
|  | 3 | Reserved | Reserved |  |  |
|  | [5:4] | DAC_RES | DAC Resolution Indicator. DAC_RES $=00$ for LTC2000A-16. DAC_RES $=01$ for LTC2000A-14. DAC_RES $=11$ for LTC2000A-11. Note that for $\overline{\mathrm{PD}}=\mathrm{GND}$ or $\mathrm{FULL} \_P D=1$, DAC_RES $=00$. DAC_RES is read only. | $\begin{aligned} & 00-16 b \\ & 01-14 b \\ & 11-11 b \end{aligned}$ | R |
|  | [7:6] | Reserved | Reserved |  |  |
| 0x02 | 0 | CK_PD | CKP/N Clock Receiver Power Down. CK_PD = 1 disables | 0 | R/W |
|  | 1 | CK_OK | CKP/N Clock Present Indicator. CK_OK = 1 clock present | 0 | R |
|  | [3:2] | Reserved | Reserved |  |  |
|  | 4 | DCKO_DIS | DCKOP/N Output Disable. DCKO_DIS = 1 disables | 0 | R/W |
|  | 5 | DCKO_DIV | DCKOP/N Divide Select. ( $\left.0=\mathrm{f}_{\text {DAC }} / 4,1=\mathrm{f}_{\text {DAC }} / 2\right)$. | 0 | R/W |
|  | 6 | DCKO_ISEL | DCKOP/N Output Current Select. ( $0=3.5 \mathrm{~mA}, 1=7 \mathrm{~mA}$ ) | 0 | R/W |
|  | 7 | DCKO_TRM | DCKOP/N Internal Termination On. DCKO_TRM = 1 enables internal 100 ${ }^{\text {t }}$ termination | 0 | R/W |
| 0x03 | 0 | DCKI_EN | DCKIP/N Clock Receiver Enable. DCKI_EN = 1 enables. | 0 | R/W |
|  | 1 | DCKI_OK | DCKIP/N Clock Present Indicator. DCKI_OK = 1 indicates clock present | 0 | R |
|  | 2 | DCKI_Q | DCKIP/N Quadrature Phase Select. ( $0=$ In Phase, 1 = Quadrature) | 0 | R/W |
|  | 3 | Reserved | Reserved |  |  |
|  | [6:4] | DCKI_TADJ | DCKIP/N Delay Adjust. (See Table 4) | 000 | R/W |
|  | 7 | Reserved | Reserved |  |  |
| 0x04 | 0 | DA_EN | Port A LVDS Receiver Enable. DA_EN = 1 enables | 0 | R/W |
|  | 1 | DB_EN | Port B LVDS Receiver Enable. DB_EN = 1 enables | 0 | R/W |
|  | 2 | DATA_SP | Port Mode Select. ( 0 = Dual port, 1 = Single port) | 0 | R/W |
|  | 3 | DATA_EN | DAC Data Enable. DATA_EN = 0 forces DAC output to mid-scale. | 0 | R/W |
|  | [7:4] | Reserved | Reserved |  |  |
| 0x05 | [1:0] | SYNC_PS | Clock Synchronizer Phase Select. | 00 | R/W |
|  | 2 | SYNC_MSYN | Clock Synchronizer Manual Mode Select. SYNC_MSYN = 0: SYNC_PS is set automatically. SYNC_MSYN = 1: SYNC_PS is set by the user. | 0 | R/W |
|  | [7:3] | Reserved | Reserved |  |  |
| 0x06 | [7:0] | SYNC_PH | Clock Phase Comparator Outputs. (See Table 6) | 0x00 | R |
| 0x07 | 0 | LIN_DIS | Dynamic Linearization Disable. LIN_DIS = 1 disables. | 0 | R/W |
|  | [3:1] | LIN_GN | Dynamic Linearization Gain Select. (See Table 7) | 000 | R/W |
|  | [7:4] | Reserved | Reserved |  |  |
| $0 \times 08$ | [3:0] | LIN_VMX | Dynamic Linearization Max Ioutp/n Voltage Select. (See Table 7) | 1000 | R/W |
|  | [7:4] | LIN_VMN | Dynamic Linearization Min IOUTP/N Voltage Select. (See Table 7) | 0000 | R/W |

## SPI REGISTER SUMMARY

Table 11. SPI Register List (cont)

| ADDRESS | BIT | NAME | DESCRIPTION | RESET VALUE | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0x09 | [5:0] | GAIN_ADJ | DAC Gain Adjustment. (See Table 2) | 0x00 | R/W |
|  | [7:6] | Reserved | Reserved |  |  |
| $\begin{aligned} & \text { Ox0A Thru } \\ & 0 \times 17 \end{aligned}$ | [7:0] | Reserved | Reserved |  |  |
| 0x18 | 0 | LMX_MSEL | LVDS Test MUX Select. (See Table 8) | 0 | R/W |
|  | [5:1] | LMX_ADR | LVDS Test MUX Address Select. (See Table 8) | 0x00 | R/W |
|  | 6 | LMX_EN | LVDS Test MUX Enable. LMX_EN = 1 enables LVDS text MUX. Ensure TDIO_EN = 0 when LMX_EN = 1 . |  |  |
|  | 7 | Reserved | Reserved |  |  |
| 0x19 | 0 | TDIO_EN | TSTP/N Junction Temperature Diode Enable. TDIO_EN = 1 enables temperature ( $\mathrm{T}_{\mathrm{J}}$ ) measurement. Ensure LMX_EN = 0 when TDIO_EN = 1 . | 0 | R/W |
|  | 1 | TDIO_SEL | Junction Temperature Select. TDIO_SEL = 0 uses a diode-connected unbiased NPN transistor. TDIO_SEL = 1 outputs a voltage to calculate internal die temperature using: $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}+\left(2.02 \mathrm{~V}-\mathrm{V}_{\mathrm{TSTP}}\right) /\left(5.5 \mathrm{mV} /{ }^{\circ} \mathrm{C}\right)$. (See Table 9) | 0 | R/W |
|  | [7:2] | Reserved | Reserved |  |  |
| $\begin{aligned} & \text { 0x1A Thru } \\ & \text { 0x1D } \end{aligned}$ | [7:0] | Reserved | Reserved |  |  |
| 0x1E | 0 | PGEN_EN | Pattern Generator Enable. PGEN_EN = 1 enables. | 0 | R/W |
|  | [7:1] | Reserved | Reserved |  |  |
| 0x1F | [7:0] | PGEN_D | Pattern Generator Data. | 0x00 | R/W |
| $\begin{gathered} 0 \times 20 \text { Thru } \\ 0 \times 7 \mathrm{~F} \end{gathered}$ | [7:0] | Reserved | Reserved |  |  |

## APPLICATIONS INFORMATION

## Sample Start-Up Sequence

The following is an example of a common start-up sequence.

1. Apply valid supply voltages to $A V_{D D 33}, D V_{D D 33}$, $\mathrm{AV}_{\mathrm{DD18}}, \mathrm{D}_{\text {VDD18 }}$ and $\mathrm{SV}_{\mathrm{DD}}$.
2. Write $0 \times 01$ to address $0 \times 01$ to perform a software reset.
3. Apply a clock to $\mathrm{CKP} / \mathrm{N}$ at the desired $\mathrm{f}_{\mathrm{DAC}}$ frequency. The LTC2000A will generate a clock at DCKOP/N at $f_{D A C} / 4$.
4. Apply a clock to DCKIP/N at $\mathrm{f}_{\mathrm{DAC}} / 4$ for dual-port mode or fDAC/2 for single-port mode.
5. Apply zeroes to ports $A$ and $B(D A P / N, D B P / N)$ for dual-port mode, or only to port Bfor single-port mode.
6. Write to address $0 \times 03$ to enable the DCKIP/N LVDS receiver. Set address $0 \times 03$ to $0 \times 01$ if the LVDS clock (DCKI) and data (DA, DB) are in phase with each other. Set address $0 \times 03$ to $0 \times 05$ if they are in quadrature.
7. Write $0 \times 03$ to address $0 \times 04$ for dual-port mode, or write $0 \times 06$ to address $0 \times 04$ for single-port mode to enable the DAP/N and DBP/N LVDS receivers.
8. Wait at least 1 ms for the synchronizer to finish initializing.
9. Write $0 \times 0 \mathrm{~B}$ to address $0 \times 04$ for dual-port mode, or write $0 \times 0$ E to address $0 \times 04$ for single-port mode to set DATA_EN $=1$.

## APPLICATIONS InFORMATION

10. Apply desired data pattern to ports $A$ and $B$ (DAP/N, DBP/N) for dual-port mode, or only to port B for single-port mode. Port A samples will precede port B samples at the DAC output when using dual-port mode.

## Output Configurations

The LTC2000A's complementary current outputs (IOUTP/N) source current into an external load referenced to GND. Outputload configuration, component selection, and layout are critical to the performance of the LTC2000A. For best AC performance, the output stages should be configured for differential (or balanced) operation.

A differential resistor loaded output is a very simple output stage. Well matched resistors are connected between GND and IOUTP/N, with the resistance values setting both the output swing and non-zero output common-mode voltage (Figure 9). While it is economical, this type of output stage can drive only differential loads with impedance levels and amplitudes appropriate for the DAC outputs.
Differential transformer-coupled output configurations usually give the best AC performance and provide excellent rejection of common mode distortion and noise over a broad frequency range. Figure 10 shows a transformer output configuration that uses a Mini-Circuits TC1-1-13M and a JTX-2-10T RF transformer for differential to singleended conversion.


Figure 9. Differential Resistor Output Load


Figure 10. Transformer-Based Output Configuration for Differential to Single-Ended Conversion

For any output configuration, any imbalances in the output impedance between the $\mathrm{I}_{\text {OUTP }}$ and $\mathrm{I}_{\text {OUTN }}$ pins results in asymmetrical signal swings that lead to distortion (mostly even order). Careful consideration is needed to select the best output configuration for a given application.

## Generating the DAC Sample Clock

For best AC performance, it is important that the DAC sample clock waveforms be clean, with low phase noise and good jitter performance, as the phase noise and spurious content of the clock source will appear directly in the DAC output spectrum.

A differential clock should be AC coupled onto the CKP/N pins, since the DC bias point of CKP/N is set internally to 1 V through a $5 \mathrm{k} \Omega$ impedance. Figure 11 shows the DAC sample clock receiver input and common-mode voltage control. While the differential input voltage range of the clock receiver spans from $\pm 300 \mathrm{mV}$ to $\pm 1.8 \mathrm{~V}$, a signal with the highest possible slew rate and amplitude and a balanced duty cycle is recommended. Traces that carry the differential clock signal need to have accurately controlled impedance and accurate termination as close to the CKP/N pins of the LTC2000A as possible.
There are several ways to generate the DAC sample clock. For lab evaluation and testing, a high quality RF signal generator can provide a clean high frequency sine wave that is converted to the DAC sample clock with a 1:1 RF transformer or balun (see Figure 12).


Figure 11. DAC Sample Clock Receiver

## APPLICATIONS INFORMATION



Figure 12. DAC Sample Clock Generation with an RF Signal Generator and a 1:1 Balun

A more integrated clock source is one based on a low phase noise, low jitter PLL. Figure 13 shows how the DAC sample clock can be generated from the LTC6946, a high performance PLL with an internal VCO that can provide output frequencies from 0.37 GHz to 5.7 GHz . See the LTC6946 data sheet for details.

## Synchronizing Multiple LTC2000As in Dual-Port Mode

In some applications, it is necessary to synchronize multiple LTC2000As to each other such that related samples arrive at all DAC outputs simultaneously. Figures 14 and 15a show a block diagram and sample waveforms for such a system in which two DACs ( X and Y ) are to be synchronized in dual-port mode.

Note that in this example a small timing skew between the two data signals at the DCKIP/N pins of DACs X and Y has caused the DCKIP/N rising edges to arrive on opposite sides of a DAC sample clock (CKP/N) rising edge, and thus within different CKP/N clock cycles. As a result
the default behavior is for the output of DAC $Y$ to update with sample N one cycle earlier than the output of DAC X. It is possible to correct this misalignment and synchronize DACs $X$ and $Y$ by adjusting the clock synchronizer settings to subtract one cycle of latency from DAC $X$, as shown in the adjusted waveform at the bottom of Figure 15a. See the Clock Synchronizer section and Figure 7 for more details on the operation of the clock synchronizer.

In order to synchronize multiple DACs as shown in Figures 14 and 15a, distribute the DAC sample clock carefully with matched delays so that it arrives at the CKP/N pins of all DACs simultaneously. Any remaining timing mismatch between sample clocks will appear directly as mismatch in the DAC output timing. Ensure that the timing mismatch between LVDS data clock signals at the DCKIP/N pins of all DACs is less than 0.4 cycles of the DAC sample clock, minus any timing mismatch between the DAC sample clocks. Be sure to maintain sufficient matching between the timing of the LVDS data inputs (DAP/N, DBP/N) and DCKIP/N for each DAC to meet the setup and hold time specifications ( $\mathrm{t}_{11}, \mathrm{t}_{12}$ ) in the Timing Characteristics section.

For example, let us consider a system using multiple DACs at 2.7Gsps in which the sample clock is designed to arrive at the CKP/N pins of all DACs within 30ps of one another. The sample clock period is 370ps, so the maximum allowable timing mismatch between the data clock signals at the DCKIP/N pins of all DACs will be ( 0.4 • 370ps) - 30ps $=118$ ps. For a system using multiple DACs at 1.35 Gsps , the allowable mismatch between DCKIP/N pins will be (0.4 - 740ps) - 30ps = 266ps. In both cases, once the DACs


Figure 13. DAC Sample Clock Generation with the LTC6946

## LTC2000A

## APPLICATIONS InFORMATION



Figure 14. System with Multiple LTC2000A DACs Synchronized


Figure 15a. Sample Waveforms - Synchronizing Multiple LTC2000As in Dual Port Mode
are synchronized the mismatch in the DAC output timing will be limited to 30ps.
Once all the DAC sample clocks and LVDS data clocks are aligned, determine whether any DACs are being updated one cycle late (such as DAC X in Figure 15a) by determining whether DCKIP/N is arriving at the DACs within the same CKP/N clock cycle. To do this in dual-port mode, first use the phase comparator outputs SYNC_PH and Table 12 to determine the delay from the DCKIP/N rising edge to the next CKP/N rising edge for each DAC (measured in sample clock cycles).

Recall that the DCKIP/N timing mismatch must be kept below 0.4 cycles of the sample clock. If DCKIP/N arrives at both DACs within the same sample clock cycle, the difference in DCKIP/N to CKP/N delays indicated by SYNC_PH will equal the actual DCKIP/N timing mismatch, and thus will be less than 0.4 cycles. If DCKIP/N arrives at the DACs within different cycles, as in Figure 15a, the difference in the delays indicated by SYNC_PH will equal 1 cycle minus the actual DCKIP/N timing mismatch, and thus will be greater than 0.4 cycles. Thus if the difference between the delays indicated by SYNC_PH is greater than

## APPLICATIONS INFORMATION

0.4 cycles, the DCKIP/N rising edges are arriving in different sample clock cycles.
For the example in Figure 15a, we might read $0 \times 25$ for SYNC_PH on DAC X and 0x52 on DAC Y. Table 12 tells us that the DCKIP/N to CKP/N delay is greater than 0.8 cycles for DAC X and less than 0.2 cycles for DAC Y, and thus the difference between them is at least 0.6 cycles. We conclude that the DCKIP/N rising edge of DAC X must fall within a later sample clock cycle than that of DAC Y, and thus that DAC $X$ is being updated one cycle later than DAC Y.

To correct any such misalignment and synchronize the DACs, consult Table 12 and adjust the SYNC_PS settings for those DACs which are being updated one cycle late (DAC X in the above example) by setting the synchronizer to manual mode (SYNC_MSYN = 1) and overwriting the SYNC_PS value.

In this example, reading register 0x06 of DAC X shows SYNC_PH = 0x25 and that the SYNC_PS setting needs to change from the default (10) to the desired adjusted value (00), subtracting one cycle from the latency of DAC X (refer to Table 12). Write 0x04 to register 0x05 of DAC X to set SYNC_MSYN $=1$ and SYNC_PS $=00$. The outputs of DAC $X$ should now align with DAC Y as shown in Figure 15a. See Table 6 for details regarding the synchronizer registers $0 \times 05$ and $0 \times 06$. Sample verilog code implementing the synchronization of multiple LTC2000As using Tables 12 and 13 can be found at:
http://www.linear.com/docs/44845

## Synchronizing Multiple LTC2000As in Single-Port Mode

Figure 15b shows sample waveforms for synchronizing two LTC2000As in single port mode. Synchronizing multiple LTC2000As in single port mode is essentially the same

Table 12. Adjusting Latency in Dual-Port Mode

| PHASE COMPARATOR OUTPUTS SYNC_PH (REG Ox06) | DELAY FROM DCKIP/N RISING EDGE TO NEXT CKP/N RISING EDGE (CKP/N CYCLES) | SYNC_PS SETTING |  |
| :---: | :---: | :---: | :---: |
|  |  | (DEFAULT) | (ADJUSTED TO REDUCE LATENCY BY 1 CYCLE)* |
| 0x03 | 0 to 0.2 | 10 | N/A |
| 0x04 | 0.2 to 0.4 | 10 | N/A |
| 0x05 | 0.4 to 0.6 | 10 | N/A |
| 0x15 | 0.6 to 0.8 | 10 | 00 |
| 0x25 | 0.8 to 1.0 | 10 | 00 |
| 0x35 | 0 to 0.2 | 00 | N/A |
| $0 \times 45$ | 0.2 to 0.4 | 00 | N/A |
| 0x55 | 0.4 to 0.6 | 00 | N/A |
| 0x54 | 0.6 to 0.8 | 00 | 01 |
| 0x53 | 0.8 to 1.0 | 00 | 01 |
| 0x52 | 0 to 0.2 | 01 | N/A |
| 0x51 | 0.2 to 0.4 | 01 | N/A |
| 0x50 | 0.4 to 0.6 | 01 | N/A |
| 0x40 | 0.6 to 0.8 | 01 | 11 |
| 0x30 | 0.8 to 1.0 | 01 | 11 |
| 0x20 | 0 to 0.2 | 11 | N/A |
| 0x10 | 0.2 to 0.4 | 11 | N/A |
| 0x00 | 0.4 to 0.6 | 11 | N/A |
| 0x01 | 0.6 to 0.8 | 11 | 10 |
| 0x02 | 0.8 to 1.0 | 11 | 10 |

[^2]
## APPLICATIONS InFORMATION



Figure 15b. Sample Waveforms — Synchronizing Multiple LTC2000As in Single Port Mode
procedure as when operating in dual port mode-DAC sample clocks must all be aligned to arrive at the CKP/N pins of all DACs simultaneously and timing mismatch between LVDS data clock signals at the DCKIP/N pins of all DACs must be less than 0.4 cycles of the DAC sample clock, minus any timing mismatch between the DAC sample clocks.

To determine whether any DACs are being updated one cycle late in single port mode, first use the phase comparator outputs SYNC_PH and Table 13 to determine the delay from the DCKIP/N rising edge to the next CKP/N falling edge (as opposed to rising edge in dual port mode) for each DAC. If the difference between the delays indicated by SYNC_PH is greater than 0.4 cycles, the DCKIP/N rising edges are arriving in different sample clock cycles.

For the example in Figure 15b, we might read $0 \times 15$ for SYNC_PH on DAC X and 0x20 on DAC Y. Table 13 shows that the DCKIP/N to CKP/N delay is greater than 0.8 cycles for DAC X and less than 0.1 cycles for DAC Y, and thus the difference between them is at least 0.7 cycles. This indicates that DAC X is being updated one cycle later than DAC Y. Consult Table 13 and use the same procedure described above in the dual-port mode case to correct the SYNC_PS
settings for those DACs that are updating one cycle late. In this single port example, writing $0 \times 06$ to register 0x05 of DAC X would set SYNC_MSYN = 1 and SYNC_PS = 10, reducing the latency of DAC X by one cycle and aligning its output with DAC Y, as shown in Figure 15b.

Note that variations in system temperature or supply voltage may cause the phase of the data clock (DCKIP/N) and sample clock (CKP/N) to vary with time. When using the LTC2000A with SYNC_MSYN $=1$, it is recommended that users monitor SYNC_PH and adjust SYNC_PS using Tables 12 or 13 as needed to maintain proper alignment.

The synchronization procedures described above also work for systems with more than two DACs. Simply determine the minimum DCKIP/N to CKP/N delay of all DACs by reading SYNC_PH, and then adjust the SYNC_PS settings to subtract one cycle of latency to those DACs whose DCKIP/N to CKP/N delays are at least 0.4 cycles more than the minimum. Sample verilog code implementing the synchronization of multiple LTC2000As using Tables 12 and 13 can be found at:
http://www.linear.com/docs/44845

## APPLICATIONS InFORMATION

Table 13. Adjusting Latency in Single-Port Mode

| PHASE COMPARATOR OUTPUTS SYNC_PH (REG Ox06) | DELAY FROM DCKIP/N RISING EDGE TO NEXT CKP/N FALLING EDGE (CKP/N CYCLES) | SYNC_PS SETTING |  |
| :---: | :---: | :---: | :---: |
|  |  | (DEFAULT) | (ADJUSTED TO REDUCE LATENCY BY 1 CYCLE)* |
| 0x03 | 0.5 to 0.6 | 00 | N/A |
| 0x04 | 0.6 to 0.7 | 00 | 10 |
| 0x05 | 0.7 to 0.8 | 00 | 10 |
| 0x15 | 0.8 to 0.9 | 00 | 10 |
| 0x25 | 0.9 to 1.0 | 00 | 10 |
| 0x35 | 0 to 0.1 | 10 | N/A |
| 0x45 | 0.1 to 0.2 | 10 | N/A |
| 0x55 | 0.2 to 0.3 | 10 | N/A |
| 0x54 | 0.3 to 0.4 | 10 | N/A |
| 0x53 | 0.4 to 0.5 | 10 | N/A |
| 0x52 | 0.5 to 0.6 | 10 | N/A |
| 0x51 | 0.6 to 0.7 | 10 | 00 |
| 0x50 | 0.7 to 0.8 | 10 | 00 |
| 0x40 | 0.8 to 0.9 | 10 | 00 |
| $0 \times 30$ | 0.9 to 1.0 | 10 | 00 |
| 0x20 | 0 to 0.1 | 00 | N/A |
| $0 \times 10$ | 0.1 to 0.2 | 00 | N/A |
| 0x00 | 0.2 to 0.3 | 00 | N/A |
| $0 \times 01$ | 0.3 to 0.4 | 00 | N/A |
| 0x02 | 0.4 to 0.5 | 00 | N/A |

*N/A indicate SYNC_PH values that should not occur if the timing mismatch requirements described above are met. If such a case occurs, keep SYNC_PS as the default value.

## PCB Layout Considerations

The close proximity of high frequency digital data lines and high dynamic range, wideband analog signals make clean printed circuit board design and layout an absolute necessity. Figures 16 and 17 show a schematic and PCB layers for an evaluation circuit for the LTC2000A. A single, solid ground plane should be used, while separate supply planes for $A V_{D D 18}, \mathrm{DV}_{\mathrm{DD18}}, \mathrm{AV}_{\mathrm{DD33}}$, and $\mathrm{DV}_{\mathrm{DD} 33}$ should be kept all the way to the individual supply or LDO. All LVDS input (DCKIP/N, DAP/N, DBP/N) board traces must be carefully matched to ensure proper phase alignment. These LVDS inputs should be kept far away from both the Ioutp/n and CKP/N traces to avoid any data dependent coupling into the analog output and DAC sample clock.

The CKP/N traces should be routed either over the analog ground plane or over their own section on the ground plane. These traces also need to have accurately controlled impedance and should be well terminated near the LTC2000A. The I OUTP/N traces should also be carefully matched to each other, routed over the ground plane, away from the LVDS inputs and CKP/N signals.
Bypass capacitors are required on $\mathrm{AV}_{\mathrm{DD18}}, \mathrm{DV}_{\mathrm{DD18}}, \mathrm{AV}_{\mathrm{DD} 33}$, and $V_{\text {DD33 }}$, and should all be connected to the analog ground plane. $2.2 \mu \mathrm{~F}$ ceramic capacitors with low ESR are recommended to be placed close to the LTC2000A with minimum trace lengths. A sample PCB layout and schematic can be found below.

## APPLICATIONS InFORMATION



Figure 16


Layer 1

APPLICATIONS INFORMATION


Layer 3


Layer 4

## APPLICATIONS InFORMATION



Layer 5


Layer 6

## APPLICATIONS INFORMATION



Figure 17

## PIn LOCATIONS (LTC2000A-16)

LTC2000A-16 BGA Pinout

| PIN ID | FUNCTION | PIN ID | FUNCTION | PIN ID | FUNCTION | PIN ID | FUNCTION | PIN ID | FUNCTION | PIN ID | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A1 | GND | B1 | GND | C1 | AV ${ }_{\text {DD18 }}$ | D1 | AV ${ }_{\text {DD18 }}$ | E1 | AV ${ }_{\text {DD18 }}$ | F1 | GND |
| A2 | CKN | B2 | GND | C2 | AV ${ }_{\text {DD18 }}$ | D2 | $\mathrm{AV}_{\text {DD18 }}$ | E2 | $\mathrm{AV}_{\text {DD18 }}$ | F2 | GND |
| A3 | CKP | B3 | GND | C3 | AV ${ }_{\text {DD18 }}$ | D3 | $\mathrm{AV}_{\text {DD18 }}$ | E3 | DV ${ }_{\text {DD18 }}$ | F3 | GND |
| A4 | GND | B4 | GND | C4 | $\mathrm{AV}_{\text {DD18 }}$ | D4 | DV ${ }_{\text {DD18 }}$ | E4 | DV ${ }_{\text {DD18 }}$ | F4 | GND |
| A5 | DV ${ }_{\text {DD18 }}$ | B5 | DV ${ }_{\text {DD18 }}$ | C5 | DV ${ }_{\text {DD18 }}$ | D5 | DV ${ }_{\text {DD18 }}$ | E5 | DV ${ }_{\text {DD18 }}$ | F5 | GND |
| A6 | GND | B6 | GND | C6 | GND | D6 | GND | E6 | GND | F6 | GND |
| A7 | DAN15 | B7 | DAN14 | C7 | DAN13 | D7 | DAN12 | E7 | DAN11 | F7 | DAN10 |
| A8 | DAP15 | B8 | DAP14 | C8 | DAP13 | D8 | DAP12 | E8 | DAP11 | F8 | DAP10 |
| A9 | DBN15 | B9 | DBN14 | C9 | DBN13 | D9 | DBN12 | E9 | DBN11 | F9 | DBN10 |
| A10 | DBP15 | B10 | DBP14 | C10 | DBP13 | D10 | DBP12 | E10 | DBP11 | F10 | DBP10 |


| PIN ID | FUNCTION | PIN ID | FUNCTION | PIN ID | FUNCTION | PIN ID | FUNCTION | PIN ID | FUNCTION | PIN ID | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| G1 | GND | H1 | IOUTP | J1 | Ioutn | K1 | GND | L1 | GND | M1 | REFIO |
| G2 | GND | H2 | GND | J2 | GND | K2 | GND | L2 | GND | M2 | FSADJ |
| G3 | GND | H3 | GND | J3 | GND | K3 | GND | L3 | GND | M3 | GND |
| G4 | GND | H4 | GND | J4 | GND | K4 | GND | L4 | GND | M4 | $\mathrm{AV}_{\text {DD33 }}$ |
| G5 | GND | H5 | GND | J5 | GND | K5 | GND | L5 | GND | M5 | DV ${ }_{\text {DD33 }}$ |
| G6 | GND | H6 | GND | J6 | GND | K6 | GND | L6 | GND | M6 | GND |
| G7 | DAN9 | H7 | DAN8 | J7 | DCKON | K7 | DAN7 | L7 | DAN6 | M7 | DAN5 |
| G8 | DAP9 | H8 | DAP8 | J8 | DCKOP | K8 | DAP7 | L8 | DAP6 | M8 | DAP5 |
| G9 | DBN9 | H9 | DBN8 | J9 | DCKIN | K9 | DBN7 | L9 | DBN6 | M9 | DBN5 |
| G10 | DBP9 | H10 | DBP8 | J10 | DCKIP | K10 | DBP7 | L10 | DBP6 | M10 | DBP5 |


| PIN ID | FUNCTION | PIN ID | FUNCTION | PIN ID | FUNCTION | PIN ID | FUNCTION | PIN ID | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| N1 | GND | P1 | AV ${ }_{\text {DD33 }}$ | Q1 | AV ${ }_{\text {DD33 }}$ | R1 | GND | S1 | PD |
| N2 | GND | P2 | $\mathrm{AV}_{\text {DD33 }}$ | Q2 | $\mathrm{AV}_{\text {DD33 }}$ | R2 | GND | S2 | CS |
| N3 | GND | P3 | $\mathrm{AV}_{\text {DD33 }}$ | Q3 | AV ${ }_{\text {DD33 }}$ | R3 | TSTN | S3 | SDO |
| N4 | AV ${ }_{\text {DD33 }}$ | P4 | $\mathrm{AV}_{\text {DD33 }}$ | Q4 | AV ${ }_{\text {DD33 }}$ | R4 | TSTP | S4 | SDI |
| N5 | DV ${ }_{\text {D } 33}$ | P5 | DV ${ }_{\text {DD33 }}$ | Q5 | DV ${ }_{\text {DD33 }}$ | R5 | GND | S5 | SCK |
| N6 | GND | P6 | GND | Q6 | GND | R6 | GND | S6 | SV ${ }_{\text {D }}$ |
| N7 | DAN4 | P7 | DAN3 | Q7 | DAN2 | R7 | DAN1 | S7 | DANO |
| N8 | DAP4 | P8 | DAP3 | Q8 | DAP2 | R8 | DAP1 | S8 | DAP0 |
| N9 | DBN4 | P9 | DBN3 | Q9 | DBN2 | R9 | DBN1 | S9 | DBNO |
| N10 | DBP4 | P10 | DBP3 | Q10 | DBP2 | R10 | DBP1 | S10 | DBPO |

PIn LOCATIONS (LTC2000A-16)


## PIn LOCATIONS (LTC2000A-14)

LTC2000A-14 BGA Pinout

| PIN ID | FUNCTION | PIN ID | FUNCTION | PIN ID | FUNCTION | PIN ID | FUNCTION | PIN ID | FUNCTION | PIN ID | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A1 | GND | B1 | GND | C1 | $\mathrm{AV}_{\text {DD18 }}$ | D1 | $\mathrm{AV}_{\text {DD18 }}$ | E1 | $\mathrm{AV}_{\mathrm{DD18}}$ | F1 | GND |
| A2 | CKN | B2 | GND | C2 | $\mathrm{AV}_{\text {DD18 }}$ | D2 | $\mathrm{AV}_{\text {DD18 }}$ | E2 | $\mathrm{AV}_{\text {DD18 }}$ | F2 | GND |
| A3 | CKP | B3 | GND | C3 | AV ${ }_{\text {DD18 }}$ | D3 | AV ${ }_{\text {DD18 }}$ | E3 | DV ${ }_{\text {DD18 }}$ | F3 | GND |
| A4 | GND | B4 | GND | C4 | $\mathrm{AV}_{\text {DD18 }}$ | D4 | DV ${ }_{\text {DD18 }}$ | E4 | DV ${ }_{\text {DD18 }}$ | F4 | GND |
| A5 | DV ${ }_{\text {DD18 }}$ | B5 | DV ${ }_{\text {DD18 }}$ | C5 | DV ${ }_{\text {DD18 }}$ | D5 | DV ${ }_{\text {DD18 }}$ | E5 | DV ${ }_{\text {DD18 }}$ | F5 | GND |
| A6 | GND | B6 | GND | C6 | GND | D6 | GND | E6 | GND | F6 | GND |
| A7 | DAN13 | B7 | DAN12 | C7 | DAN11 | D7 | DAN10 | E7 | DAN9 | F7 | DAN8 |
| A8 | DAP13 | B8 | DAP12 | C8 | DAP11 | D8 | DAP10 | E8 | DAP9 | F8 | DAP8 |
| A9 | DBN13 | B9 | DBN12 | C9 | DBN11 | D9 | DBN10 | E9 | DBN9 | F9 | DBN8 |
| A10 | DBP13 | B10 | DBP12 | C10 | DBP11 | D10 | DBP10 | E10 | DBP9 | F10 | DBP8 |


| PIN ID | FUNCTION | PIN ID | FUNCTION | PIN ID | FUNCTION | PIN ID | FUNCTION | PIN ID | FUNCTION | PIN ID | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| G1 | GND | H1 | IOUTP | J1 | Ioutn | K1 | GND | L1 | GND | M1 | REFIO |
| G2 | GND | H2 | GND | J2 | GND | K2 | GND | L2 | GND | M2 | FSADJ |
| G3 | GND | H3 | GND | J3 | GND | K3 | GND | L3 | GND | M3 | GND |
| G4 | GND | H4 | GND | J4 | GND | K4 | GND | L4 | GND | M4 | $\mathrm{AV}_{\text {DD33 }}$ |
| G5 | GND | H5 | GND | J5 | GND | K5 | GND | L5 | GND | M5 | DV ${ }_{\text {DD33 }}$ |
| G6 | GND | H6 | GND | J6 | GND | K6 | GND | L6 | GND | M6 | GND |
| G7 | DAN7 | H7 | DAN6 | J7 | DCKON | K7 | DAN5 | L7 | DAN4 | M7 | DAN3 |
| G8 | DAP7 | H8 | DAP6 | J8 | DCKOP | K8 | DAP5 | L8 | DAP4 | M8 | DAP3 |
| G9 | DBN7 | H9 | DBN6 | J9 | DCKIN | K9 | DBN5 | L9 | DBN4 | M9 | DBN3 |
| G10 | DBP7 | H10 | DBP6 | J10 | DCKIP | K10 | DBP5 | L10 | DBP4 | M10 | DBP3 |


| PIN ID | FUNCTION | PIN ID | FUNCTION | PIN ID | FUNCTION | PIN ID | FUNCTION | PIN ID | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| N1 | GND | P1 | AV ${ }_{\text {DD33 }}$ | Q1 | AV ${ }_{\text {DD33 }}$ | R1 | GND | S1 | PD |
| N2 | GND | P2 | $\mathrm{AV}_{\text {DD33 }}$ | Q2 | $\mathrm{AV}_{\text {DD33 }}$ | R2 | GND | S2 | CS |
| N3 | GND | P3 | AV ${ }_{\text {DD33 }}$ | Q3 | AV ${ }_{\text {DD33 }}$ | R3 | TSTN | S3 | SDO |
| N4 | AV ${ }_{\text {DD33 }}$ | P4 | AV ${ }_{\text {DD33 }}$ | Q4 | AV ${ }_{\text {DD33 }}$ | R4 | TSTP | S4 | SDI |
| N5 | DV ${ }_{\text {DD33 }}$ | P5 | DV ${ }_{\text {DD33 }}$ | Q5 | DV ${ }_{\text {DD33 }}$ | R5 | GND | S5 | SCK |
| N6 | GND | P6 | GND | Q6 | GND | R6 | GND | S6 | SV ${ }_{\text {DD }}$ |
| N7 | DAN2 | P7 | DAN1 | Q7 | DANO | R7 | GND | S7 | GND |
| N8 | DAP2 | P8 | DAP1 | Q8 | DAPO | R8 | GND | S8 | GND |
| N9 | DBN2 | P9 | DBN1 | Q9 | DBNO | R9 | GND | S9 | GND |
| N10 | DBP2 | P10 | DBP1 | Q10 | DBPO | R10 | GND | S10 | GND |

## PIn LOCATIONS (LTC2000A-14)



# PIn LOCATIONS (LTC2000A-11) 

LTC2000A-11 BGA Pinout

| PIN ID | FUNCTION | PIN ID | FUNCTION | PIN ID | FUNCTION | PIN ID | FUNCTION | PIN ID | FUNCTION | PIN ID | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A1 | GND | B1 | GND | C1 | $\mathrm{AV}_{\text {DD18 }}$ | D1 | AV ${ }_{\text {DD18 }}$ | E1 | $\mathrm{AV}_{\mathrm{DD18}}$ | F1 | GND |
| A2 | CKN | B2 | GND | C2 | AV ${ }_{\text {DD18 }}$ | D2 | AV ${ }_{\text {DD18 }}$ | E2 | $\mathrm{AV}_{\mathrm{DD18}}$ | F2 | GND |
| A3 | CKP | B3 | GND | C3 | AV ${ }_{\text {DD18 }}$ | D3 | AV ${ }_{\text {DD18 }}$ | E3 | DV ${ }_{\text {DD18 }}$ | F3 | GND |
| A4 | GND | B4 | GND | C4 | $\mathrm{AV}_{\text {DD18 }}$ | D4 | DV ${ }_{\text {DD18 }}$ | E4 | DV ${ }_{\text {DD18 }}$ | F4 | GND |
| A5 | DV ${ }_{\text {DD18 }}$ | B5 | DV ${ }_{\text {DD18 }}$ | C5 | DV ${ }_{\text {DD18 }}$ | D5 | DV ${ }_{\text {DD18 }}$ | E5 | DV ${ }_{\text {DD18 }}$ | F5 | GND |
| A6 | GND | B6 | GND | C6 | GND | D6 | GND | E6 | GND | F6 | GND |
| A7 | DAN10 | B7 | DAN9 | C7 | DAN8 | D7 | DAN7 | E7 | DAN6 | F7 | DAN5 |
| A8 | DAP10 | B8 | DAP9 | C8 | DAP8 | D8 | DAP7 | E8 | DAP6 | F8 | DAP5 |
| A9 | DBN10 | B9 | DBN9 | C9 | DBN8 | D9 | DBN7 | E9 | DBN6 | F9 | DBN5 |
| A10 | DBP10 | B10 | DBP9 | C10 | DBP8 | D10 | DBP7 | E10 | DBP6 | F10 | DBP5 |


| PIN ID | FUNCTION | PIN ID | FUNCTION | PIN ID | FUNCTION | PIN ID | FUNCTION | PIN ID | FUNCTION | PIN ID | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| G1 | GND | H1 | IOUTP | J1 | Ioutn | K1 | GND | L1 | GND | M1 | REFIO |
| G2 | GND | H2 | GND | J2 | GND | K2 | GND | L2 | GND | M2 | FSADJ |
| G3 | GND | H3 | GND | J3 | GND | K3 | GND | L3 | GND | M3 | GND |
| G4 | GND | H4 | GND | J4 | GND | K4 | GND | L4 | GND | M4 | $\mathrm{AV}_{\text {DD33 }}$ |
| G5 | GND | H5 | GND | J5 | GND | K5 | GND | L5 | GND | M5 | DV ${ }_{\text {DD33 }}$ |
| G6 | GND | H6 | GND | J6 | GND | K6 | GND | L6 | GND | M6 | GND |
| G7 | DAN4 | H7 | DAN3 | J7 | DCKON | K7 | DAN2 | L7 | DAN1 | M7 | DANO |
| G8 | DAP4 | H8 | DAP3 | J8 | DCKOP | K8 | DAP2 | L8 | DAP1 | M8 | DAPO |
| G9 | DBN4 | H9 | DBN3 | J9 | DCKIN | K9 | DBN2 | L9 | DBN1 | M9 | DBNO |
| G10 | DBP4 | H10 | DBP3 | J10 | DCKIP | K10 | DBP2 | L10 | DBP1 | M10 | DBPO |


| PIN ID | FUNCTION | PIN ID | FUNCTION | PIN ID | FUNCTION | PIN ID | FUNCTION | PIN ID | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| N1 | GND | P1 | AV ${ }_{\text {DD33 }}$ | Q1 | AV ${ }_{\text {DD33 }}$ | R1 | GND | S1 | PD |
| N2 | GND | P2 | $\mathrm{AV}_{\text {DD33 }}$ | Q2 | $\mathrm{AV}_{\text {DD33 }}$ | R2 | GND | S2 | CS |
| N3 | GND | P3 | AV ${ }_{\text {DD33 }}$ | Q3 | AV ${ }_{\text {DD33 }}$ | R3 | TSTN | S3 | SDO |
| N4 | AV ${ }_{\text {DD33 }}$ | P4 | AV ${ }_{\text {DD33 }}$ | Q4 | AV ${ }_{\text {DD33 }}$ | R4 | TSTP | S4 | SDI |
| N5 | DV ${ }_{\text {DD33 }}$ | P5 | DV ${ }_{\text {DD33 }}$ | Q5 | DV ${ }_{\text {DD33 }}$ | R5 | GND | S5 | SCK |
| N6 | GND | P6 | GND | Q6 | GND | R6 | GND | S6 | SV ${ }_{\text {DD }}$ |
| N7 | GND | P7 | GND | Q7 | GND | R7 | GND | S7 | GND |
| N8 | GND | P8 | GND | Q8 | GND | R8 | GND | S8 | GND |
| N9 | GND | P9 | GND | Q9 | GND | R9 | GND | S9 | GND |
| N10 | GND | P10 | GND | Q10 | GND | R10 | GND | S10 | GND |

## PIn LOCATIONS (LTC2000A-11)



## PACKAGE DESCRIPTION

Please refer to http://www.linear.com/product/LTC2000A\#packaging for the most recent package drawings.


TOP VIEW

## revision history

| REV | DATE | DESCRIPTION | PAGE NUMBER |
| :---: | :---: | :--- | :---: |
| A | $05 / 17$ | Added lead-finish option | 4 |
| B | $12 / 17$ | Updated Measuring Internal Junction Temperature text to clarify series cancellation requirement | 33 |

## LTC2000A

## TYPICAL APPLICATION

LTC2000A High Speed DAC Driving LT5579 Mixer as an Upconverting Transmitter with Low Noise Power Supply Solution


## RELATED PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :---: | :---: | :---: |
| LTC1666/LTC1667/ LTC1668 | 12-/14-/16-Bit 50Msps DACs with 10mA Full Scale | $\mathrm{V}_{\text {CC }}= \pm 5 \mathrm{~V}$, -1 V to 1V Output Compliance, 28-Pin SSOP Package |
| LTC2000 | 16-/14-/11-Bit 2.5Gsps DAC | 68dBc SFDR from DC to 1000MHz, 170-Lead BGA Package |
| LTC2153/LTC2158 | Single/Dual 14-/12-Bit 310Msps ADCs | 88dB SFDR, 1.25GHz Bandwidth Sample-and-Hold |
| LTC2630 | Single 12-/10-/8-Bit Rail-to-Rail DACs with Internal Reference | $\mathrm{V}_{\text {CC }}=2.7 \mathrm{~V}$ to 5.5V, SC70 Package |
| LTC2991 | Octal $\mathrm{I}^{2} \mathrm{C}$ Voltage, Current, and Temperature Monitor | $\mathrm{V}_{\text {CC }}=3 \mathrm{~V}$ to 5.5V, 16-Lead MSOP Package |
| LTC2997 | Remote/Internal Temperature Sensor | $\mathrm{V}_{\text {CC }}=2 . \mathrm{V}$ to 5.5V, $170 \mu \mathrm{~A}, 6$-Lead $2 \mathrm{~mm} \times 3 \mathrm{~mm}$ DFN Package |
| LT ${ }^{\text {® }} 5521$ | Very High Linearity Active Mixer | 10 MHz to $3.7 \mathrm{GHz}, 24.2 \mathrm{dBm}$ OIP3 at 1.95 GHz |
| LT5579 | High Linearity Upconverting Mixer | 1.5 GHz to $3.8 \mathrm{GHz}, 27.3 \mathrm{dBm}$ OIP3 at 2.14 GHz |
| LT5578 | High Linearity Upconverting Mixer | 400 MHz to $2.7 \mathrm{GHz}, 24.3 \mathrm{dBm}$ IIP3 at 1.95 GHz |
| LTC6406 | 3GHz, Low Noise, Rail-to-Rail Input Differential Amplifier/Driver | Low Noise: $1.6 \mathrm{nV} / \sqrt{\text { Hz }}$ RTI , 18mA at 3V, Low Distortion |
| LTC6430-15 | High Linearity Differential RF/IF Amplifier | 20MHz to 2GHz Bandwidth, 50dBm OIP3 at 240MHz, 15.2dB Gain |
| LTC6946 | Ultralow Noise and Spurious Integer-N Synthesizer with Integrated VCO | 0.37 GHz to $5.7 \mathrm{GHz},-226 \mathrm{dBc} / \mathrm{Hz}$ Normalized In-Band Phase Noise, -274dBc/Hz Normalized In-Band 1/f Noise |


[^0]:    Note: Register 0x02 resets to 0x00 (default)

[^1]:    Note: Registers 0x1E and 0x1F reset to 0x00 (default).

[^2]:    *N/A indicate SYNC_PH values that should not occur if the timing mismatch requirements described above are met. If such a case occurs, keep SYNC_PS as the default value.

