## Phase Locked Loop

## MC14046B

The MC14046B phase locked loop contains two phase comparators， a voltage－controlled oscillator（VCO），source follower，and zener diode．The comparators have two common signal inputs， $\mathrm{PCA}_{\text {in }}$ and $\mathrm{PCB}_{\text {in }}$ ．Input $\mathrm{PCA}_{\text {in }}$ can be used directly coupled to large voltage signals，or indirectly coupled（with a series capacitor）to small voltage signals．The self－bias circuit adjusts small voltage signals in the linear region of the amplifier．Phase comparator 1 （an exclusive OR gate） provides a digital error signal $\mathrm{PC1}_{\text {out }}$ ，and maintains $90^{\circ}$ phase shift at the center frequency between $\mathrm{PCA}_{\text {in }}$ and $\mathrm{PCB}_{\text {in }}$ signals（both at $50 \%$ duty cycle）．Phase comparator 2 （with leading edge sensing logic） provides digital error signals， $\mathrm{PC} 2_{\text {out }}$ and LD ，and maintains a $0^{\circ}$ phase shift between $\mathrm{PCA}_{\mathrm{in}}$ and $\mathrm{PCB}_{\text {in }}$ signals（duty cycle is immaterial）．The linear VCO produces an output signal $\mathrm{VCO}_{\text {out }}$ whose frequency is determined by the voltage of input $\mathrm{VCO}_{\text {in }}$ and the capacitor and resistors connected to pins $\mathrm{C} 1_{\mathrm{A}}, \mathrm{C} 1_{\mathrm{B}}, \mathrm{R} 1$ ，and R 2 ． The source－follower output $\mathrm{SF}_{\text {out }}$ with an external resistor is used where the $\mathrm{VCO}_{\text {in }}$ signal is needed but no loading can be tolerated． The inhibit input Inh，when high，disables the VCO and source follower to minimize standby power consumption．The zener diode can be used to assist in power supply regulation．

Applications include FM and FSK modulation and demodulation， frequency synthesis and multiplication，frequency discrimination， tone decoding，data synchronization and conditioning， voltage－to－frequency conversion and motor speed control．

## Features

－Buffered Outputs Compatible with Low－Power TTL
－Diode Protection on All Inputs
－Supply Voltage Range $=3.0$ to 18 V
－Pin－for－Pin Replacement for CD4046B
－Phase Comparator 1 is an Exclusive OR Gate and is Duty Cycle Limited
－Phase Comparator 2 Switches on Rising Edges and is not Duty Cycle Limited
－NLV Prefix for Automotive and Other Applications Requiring
Unique Site and Control Change Requirements；AEC－Q100
Qualified and PPAP Capable
－These Devices are $\mathrm{Pb}-$ Free and are RoHS Compliant


SOIC－16 WB DW SUFFIX CASE 751G

## MARKING DIAGRAM

16月明明日明


## SOIC－16 WB

A＝Assembly Location
WL，L＝Wafer Lot
YY， $\mathrm{Y}=$ Year
WW，W＝Work Week
$\mathrm{G} \quad=\mathrm{Pb}$－Free Indicator

## ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet．

This device contains protection circuitry to guard against damage due to high static voltages or electric fields．However，precautions must be taken to avoid ap－ plications of any voltage higher than maximum rated voltages to this high－impedance circuit．For proper op－ eration， $\mathrm{V}_{\text {in }}$ and $\mathrm{V}_{\text {out }}$ should be constrained to the range $\mathrm{V}_{\mathrm{SS}} \leq\left(\mathrm{V}_{\text {in }}\right.$ or $\left.\mathrm{V}_{\text {out }}\right) \leq \mathrm{V}_{\mathrm{DD}}$ ．

Unused inputs must always be tied to an appropriate logic voltage level（e．g．，either $\mathrm{V}_{S S}$ or $\mathrm{V}_{\mathrm{DD}}$ ）．Unused out－ puts must be left open．

MAXIMUM RATINGS（Voltages Referenced to $\mathrm{V}_{\mathrm{SS}}$ ）

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | DC Supply Voltage Range | -0.5 to +18.0 | V |
| $\mathrm{~V}_{\text {in }}$ | Input Voltage Range（All Inputs） | -0.5 to $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| $\mathrm{I}_{\text {in }}$ | DC Input Current，per Pin | $\pm 10$ | mA |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation，per Package（Note 1） | 500 | mW |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating Temperature Range | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{stg}}$ | Storage Temperature Range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

Stresses exceeding those listed in the Maximum Ratings table may damage the device．If any of these limits are exceeded，device functionality should not be assumed，damage may occur and reliability may be affected．
1．Temperature Derating：＂D／DW＂Packages：$-7.0 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ From $65^{\circ} \mathrm{C}$ To $125^{\circ} \mathrm{C}$

BLOCK DIAGRAM


## PIN ASSIGNMENT



ELECTRICAL CHARACTERISTICS (Voltages Referenced to $\mathrm{V}_{\mathrm{SS}}$ )

| Characteristic | Symbol | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}} \\ & \mathrm{Vdc} \end{aligned}$ | $-55^{\circ} \mathrm{C}$ |  | $25^{\circ} \mathrm{C}$ |  |  | $125^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Typ | Max | Min | Max |  |
| Output Voltage  <br> $\mathrm{V}_{\text {in }}=\mathrm{V}_{\mathrm{DD}}$ or 0 "0" Level | $\mathrm{V}_{\text {OL }}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & 0.05 \\ & 0.05 \\ & 0.05 \end{aligned}$ | - | $\begin{aligned} & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0.05 \\ & 0.05 \\ & 0.05 \end{aligned}$ | - | $\begin{aligned} & 0.05 \\ & 0.05 \\ & 0.05 \end{aligned}$ | Vdc |
| "1" Level $\mathrm{V}_{\text {in }}=0 \text { or } \mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{gathered} \hline 4.95 \\ 9.95 \\ 14.95 \end{gathered}$ |  | $\begin{gathered} \hline 4.95 \\ 9.95 \\ 14.95 \end{gathered}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{gathered} \hline 4.95 \\ 9.95 \\ 14.95 \end{gathered}$ | - | Vdc |
|   <br> Input Voltage $($ Note 2$)$ "0" Level <br> $\left(V_{O}=4.5\right.$ or 0.5 Vdc$)$  <br> $\left(\mathrm{V}_{\mathrm{O}}=9.0\right.$ or 1.0 Vdc$)$  <br> $\left(\mathrm{V}_{\mathrm{O}}=13.5\right.$ or 1.5 Vdc$)$  <br>   | $\mathrm{V}_{\mathrm{IL}}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & 1.5 \\ & 3.0 \\ & 4.0 \end{aligned}$ | - | $\begin{aligned} & 2.25 \\ & 4.50 \\ & 6.75 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 3.0 \\ & 4.0 \end{aligned}$ | - | $\begin{aligned} & 1.5 \\ & 3.0 \\ & 4.0 \end{aligned}$ | Vdc |
| $\begin{aligned} & \left(\mathrm{V}_{\mathrm{O}}=0.5 \text { or } 4.5 \mathrm{Vdc}\right) \\ & \left(\mathrm{V}_{\mathrm{O}}=1.0 \text { or } 9.0 \mathrm{Vdc}\right) \\ & \left(\mathrm{V}_{\mathrm{O}}=1.5 \text { or } 13.5 \mathrm{Vdc}\right) \end{aligned}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{gathered} 3.5 \\ 7.0 \\ 11 \end{gathered}$ |  | $\begin{aligned} & 3.5 \\ & 7.0 \\ & 11 \end{aligned}$ | $\begin{aligned} & 2.75 \\ & 5.50 \\ & 8.25 \end{aligned}$ |  | $\begin{aligned} & 3.5 \\ & 7.0 \\ & 11 \end{aligned}$ | - | Vdc |
| Output Drive Current  <br> $\left(\mathrm{V}_{\mathrm{OH}}=2.5 \mathrm{Vdc}\right)$ Source <br> $\left(\mathrm{V}_{\mathrm{OH}}=4.6 \mathrm{Vdc}\right)$  <br> $\left(\mathrm{V}_{\mathrm{OH}}=9.5 \mathrm{Vdc}\right)$  <br> $\left(\mathrm{V}_{\mathrm{OH}}=13.5 \mathrm{Vdc}\right)$  | ${ }^{\text {IOH }}$ | $\begin{aligned} & 5.0 \\ & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{aligned} & -1.2 \\ & -0.25 \\ & -0.62 \\ & -1.8 \end{aligned}$ | - | $\begin{array}{r} -1.0 \\ -0.2 \\ -0.5 \\ -1.5 \end{array}$ | $\begin{gathered} -1.7 \\ -0.36 \\ -0.9 \\ -3.5 \end{gathered}$ | - | $\begin{aligned} & -0.7 \\ & -0.14 \\ & -0.35 \\ & -1.1 \end{aligned}$ | - | mAdc |
| $\begin{aligned} & \left(\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{Vdc}\right) \quad \text { Sink } \\ & \left(\mathrm{V}_{\mathrm{OL}}=0.5 \mathrm{Vdc}\right) \\ & \left(\mathrm{V}_{\mathrm{OL}}=1.5 \mathrm{Vdc}\right) \end{aligned}$ | ${ }_{\text {IOL }}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{gathered} \hline 0.64 \\ 1.6 \\ 4.2 \end{gathered}$ |  | $\begin{gathered} \hline 0.51 \\ 1.3 \\ 3.4 \end{gathered}$ | $\begin{gathered} 0.88 \\ 2.25 \\ 8.8 \end{gathered}$ |  | $\begin{gathered} 0.36 \\ 0.9 \\ 2.4 \end{gathered}$ | - | mAdc |
| Input Current | $1{ }_{\text {in }}$ | 15 | - | $\pm 0.1$ | - | $\pm 0.00001$ | $\pm 0.1$ | - | $\pm 1.0$ | $\mu \mathrm{Adc}$ |
| Input Capacitance | $\mathrm{C}_{\text {in }}$ | - | - | - | - | 5.0 | 7.5 | - | - | pF |
| $\begin{aligned} & \text { Quiescent Current } \\ & \text { (Per Package) Inh }=\mathrm{PCA}_{\text {in }}=\mathrm{V}_{\mathrm{DD}}, \\ & \text { Zener }=\mathrm{VCO}_{\text {in }}=0 \mathrm{~V}, \mathrm{PCB}_{\mathrm{in}}=\mathrm{V}_{\mathrm{DD}} \\ & \text { or } 0 \mathrm{~V}, \mathrm{I}_{\text {out }}=0 \mu \mathrm{~A} \end{aligned}$ | IDD | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & 5.0 \\ & 10 \\ & 20 \end{aligned}$ | - | $\begin{aligned} & \hline 0.005 \\ & 0.010 \\ & 0.015 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 20 \end{aligned}$ | - | $\begin{aligned} & 150 \\ & 300 \\ & 600 \end{aligned}$ | $\mu \mathrm{Adc}$ |
| $\begin{aligned} & \hline \text { Total Supply Current (Note 3) } \\ & \text { (Inh }=00 \text { ", } \mathrm{f}_{\mathrm{o}}=10 \mathrm{kHz}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R} 1=1.0 \mathrm{M} \Omega, \mathrm{R} 2=\infty \mathrm{R}_{\mathrm{SF}}=\infty, \\ & \text { and } 50 \% \text { Duty Cycle) } \end{aligned}$ | ${ }_{\text {IT }}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{T}}=(1.46 \mu \mathrm{~A} / \mathrm{kHz}) \mathrm{f}+\mathrm{I}_{\mathrm{DD}} \\ & \mathrm{I}_{\mathrm{T}}=(2.91 \mu \mathrm{~A} / \mathrm{kHz}) \mathrm{f}+\mathrm{I}_{\mathrm{DD}} \\ & \mathrm{I}_{\mathrm{T}}=(4.37 \mu \mathrm{~A} / \mathrm{kHz}) \mathrm{f}+\mathrm{I}_{\mathrm{DD}} \end{aligned}$ |  |  |  |  |  |  | mAdc |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.
2. Noise immunity specified for worst-case input combination.

Noise Margin for both " 1 " and " 0 " level $=1.0 \mathrm{Vdc} \min @ \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{Vdc}$
2.0 Vdc min @ $V_{D D}=10 \mathrm{Vdc}$
$2.5 \mathrm{Vdc} \min @ \mathrm{~V}_{\mathrm{DD}}=15 \mathrm{Vdc}$
3. To Calculate Total Current in General:

$$
\begin{aligned}
& \mathrm{I}_{\mathrm{T}} \approx 2.2 \times \mathrm{V}_{\mathrm{DD}}\left(\frac{\mathrm{VCO}_{\text {in }}-1.65}{\mathrm{R} 1}+\frac{\mathrm{V}_{\mathrm{DD}}-1.35}{\mathrm{R} 2}\right)^{3 / 4}+1.6 \times\left(\frac{\mathrm{VCO}_{\text {in }}-1.65}{R_{S F}}\right)^{3 / 4}+1 \times 10^{-3}\left(C_{L}+9\right) \mathrm{V}_{\mathrm{DD}} \mathrm{f}+ \\
& 1 \times 10^{-1} V_{D D^{2}}\left(\frac{100 \% \text { Duty Cycle of } \mathrm{PCA}_{\text {in }}}{100}\right)+\mathrm{I}_{\mathrm{Q}} \quad \text { where: } \mathrm{I}_{\mathrm{T}} \text { in } \mu \mathrm{A}, \mathrm{C}_{\mathrm{L}} \text { in } \mathrm{pF}, \mathrm{VCO}_{i n}, \mathrm{~V}_{\mathrm{DD}} \text { in } \mathrm{Vdc}, \mathrm{f} \text { in } \mathrm{kHz} \text {, and } \\
& R 1, R 2, R_{S F} \text { in } M \Omega, C_{L} \text { on } \mathrm{VCO}_{\text {out }} \text {. }
\end{aligned}
$$

ELECTRICAL CHARACTERISTICS (Note 4) ( $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )

| Characteristic | Symbol | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}} \\ & \mathrm{Vdc} \end{aligned}$ | Minimum | Typical | Maximum | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Device |  | Device |  |
| $\begin{aligned} & \text { Output Rise Time } \\ & \mathrm{t}_{\mathrm{TLH}}=(3.0 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+30 \mathrm{~ns} \\ & \mathrm{t}_{\mathrm{TLH}}=(1.5 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+15 \mathrm{~ns} \\ & \mathrm{t}_{\mathrm{TLH}}=(1.1 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+10 \mathrm{~ns} \end{aligned}$ | ${ }_{\text {t }}^{\text {L }}$ LH | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{gathered} 180 \\ 90 \\ 65 \end{gathered}$ | $\begin{aligned} & 350 \\ & 150 \\ & 110 \end{aligned}$ | ns |
| $\begin{aligned} & \text { Output Fall Time } \\ & \mathrm{t}_{\mathrm{THL}}=(1.5 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+25 \mathrm{~ns} \\ & \mathrm{t}_{\mathrm{THL}}=(0.75 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+12.5 \mathrm{~ns} \\ & \mathrm{t}_{\mathrm{THL}}=(0.55 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+9.5 \mathrm{~ns} \end{aligned}$ | ${ }_{\text {t }}^{\text {HL }}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{gathered} 100 \\ 50 \\ 37 \end{gathered}$ | $\begin{aligned} & 175 \\ & 75 \\ & 55 \end{aligned}$ | ns |

PHASE COMPARATORS 1 and 2

| Input Resistance - PCA ${ }_{\text {in }}$ | $\mathrm{R}_{\text {in }}$ | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ | 1.0 0.2 0.1 | $\begin{aligned} & 2.0 \\ & 0.4 \\ & 0.2 \end{aligned}$ | - | $\mathrm{M} \Omega$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $-\mathrm{PCB}_{\text {in }}$ | $\mathrm{R}_{\text {in }}$ | 15 | 150 | 1500 | - | M $\Omega$ |
| Minimum Input Se-sitivity AC Coupled - PCA in C series $=1000 \mathrm{pF}, \mathrm{f}=50 \mathrm{kHz}$ | $V_{\text {in }}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & 200 \\ & 400 \\ & 700 \end{aligned}$ | $\begin{gathered} 300 \\ 600 \\ 1050 \end{gathered}$ | mV p-p |
| DC Coupled - PCA ${ }_{\text {in }}$, PCB $_{\text {in }}$ | - | 5 to 15 |  | ise Im |  |  |

VOLTAGE CONTROLLED OSCILLATOR (VCO)

| Maximum Frequency $\left(\mathrm{VCO}_{\text {in }}=\mathrm{V}_{\mathrm{DD}}, \mathrm{C} 1=50 \mathrm{pF}\right.$ $\mathrm{R} 1=5.0 \mathrm{k} \Omega$, and $\mathrm{R} 2=\infty)$ | $\mathrm{f}_{\text {max }}$ | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{aligned} & 0.5 \\ & 1.0 \\ & 1.4 \end{aligned}$ | $\begin{aligned} & 0.7 \\ & 1.4 \\ & 1.9 \end{aligned}$ | - | MHz |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Temperature - Frequency Stability $(R 2=\infty)$ $(R 2=\infty)$ | - | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & \hline 0.12 \\ & 0.04 \\ & 0.015 \end{aligned}$ | - | \%/ ${ }^{\circ} \mathrm{C}$ |
| $\begin{aligned} & \text { Linearity }(\mathrm{R} 2=\infty) \\ & \left(\mathrm{VCO}_{\text {in }}=2.5 \mathrm{~V} \pm 0.3 \mathrm{~V}, \mathrm{R} 1>10 \mathrm{k} \Omega\right) \\ & \left(\mathrm{VCO}_{i n}=5.0 \mathrm{~V} \pm 2.5 \mathrm{~V}, \mathrm{R} 1>400 \mathrm{k} \Omega\right) \\ & \left(\mathrm{VCO}_{\text {in }}=7.5 \mathrm{~V} \pm 5.0 \mathrm{~V}, \mathrm{R} 1 \geq 1000 \mathrm{k} \Omega\right) \end{aligned}$ | - | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ |  | $\begin{aligned} & 1.0 \\ & 1.0 \\ & 1.0 \end{aligned}$ | - | \% |
| Output Duty Cycle | - | 5 to 15 | - | 50 | - | \% |
| Input Resistance - $\mathrm{VCO}_{\text {in }}$ | $\mathrm{R}_{\text {in }}$ | 15 | 150 | 1500 | - | $\mathrm{M} \Omega$ |

## SOURCE-FOLLOWER

| Offset Voltage | - | 5.0 | - | 1.65 | 2.2 | V |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| $\quad\left(\mathrm{VCO}_{\text {in }}\right.$ minus $\left.\mathrm{SF}_{\text {out }}, \mathrm{RSF}>500 \mathrm{k} \Omega\right)$ |  | 10 | - | 1.65 | 2.2 |  |
|  |  | 15 | - | 1.65 | 2.2 |  |
| Linearity | - |  |  |  |  | $\%$ |
| $\left(\mathrm{VCO}_{\text {in }}=2.5 \mathrm{~V} \pm 0.3 \mathrm{~V}, \mathrm{R}_{\mathrm{SF}}>50 \mathrm{k} \Omega\right)$ |  | 5.0 | - | 0.1 | - |  |
| $\left(\mathrm{VCO}_{\text {in }}=5.0 \mathrm{~V} \pm 2.5 \mathrm{~V}, \mathrm{R}_{\mathrm{SF}}>50 \mathrm{k} \Omega\right)$ | 10 | - | 0.6 | - |  |  |
| $\left(\mathrm{VCO}_{\text {in }}=7.5 \mathrm{~V} \pm 5.0 \mathrm{~V}, \mathrm{R}_{\mathrm{SF}}>50 \mathrm{k} \Omega\right)$ | 15 | - | 0.8 | - |  |  |

## ZENER DIODE

| Zener Voltage $\left(\mathrm{I}_{\mathrm{z}}=50 \mu \mathrm{~A}\right)$ | $\mathrm{V}_{\mathrm{Z}}$ | - | 6.7 | 7.0 | 7.3 | V |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Dynamic Resistance $\left(\mathrm{I}_{\mathrm{z}}=1.0 \mathrm{~mA}\right)$ | $\mathrm{R}_{\mathrm{Z}}$ | - | - | 100 | - | $\Omega$ |

4. The formula given is for the typical characteristics only.

## MC14046B

Input Stage

Refer to Waveforms in Figure 3.
Figure 1. Phase Comparators State Diagrams

| Characteristic | Using Phase Comparator 1 | Using Phase Comparator 2 |
| :---: | :---: | :---: |
| No signal on input $\mathrm{PCA}_{\text {in }}$. | VCO in PLL system adjusts to center frequency ( $\mathrm{f}_{0}$ ). | VCO in PLL system adjusts to minimum frequency ( $f_{\text {min }}$ ). |
| Phase angle between $P C A_{\text {in }}$ and $P C B_{\text {in }}$. | $90^{\circ}$ at center frequency ( $\mathrm{f}_{0}$ ), approaching $0^{\circ}$ and $180^{\circ}$ at ends of lock range ( $2 f_{\mathrm{L}}$ ) | Always $0^{\circ}$ in lock (positive rising edges). |
| Locks on harmonics of center frequency. | Yes | No |
| Signal input noise rejection. | High | Low |
| Lock frequency range (2fL). | The frequency range of the input signal on which the loop will stay locked if it was initially in lock; $2 f_{\mathrm{L}}=$ full VCO frequency range $=f_{\text {max }}-f_{\text {min }}$. |  |
| Capture frequency range ( $2 \mathrm{f}_{\mathrm{C}}$ ). | The frequency range of the input signal on which the loop will lock if it was initially out of lock. |  |
|  | Depends on low-pass filter characteristics (see Figure 3). $\mathrm{f}_{\mathrm{C}} \leq \mathrm{f}_{\mathrm{L}}$ | $\mathrm{f}_{\mathrm{C}}=\mathrm{f}_{\mathrm{L}}$ |
| Center frequency ( $\mathrm{f}_{0}$ ). | The frequency of $\mathrm{VCO}_{\text {out }}$, when $\mathrm{VCO}_{\text {in }}=1 / 2 \mathrm{~V}_{\mathrm{DD}}$ |  |
| VCO output frequency (f). | $f_{\min }=\frac{1}{R_{2}\left(C_{1}+32 p F\right)} \quad\left(V_{\text {co }} \text { input }=V_{S S}\right)$ |  |
| Note: These equations are intended to be a design guide. Since calculated component values may be in error by as much as a factor of 4, laboratory experimentation may be required for fixed designs. Part to part frequency variation with identical passive components is typically less than $\pm 20 \%$. | $f_{\max }=\frac{1}{R_{1}\left(C_{1}+32 p F\right)}+f_{\min }$ <br> Where: $\begin{aligned} & 10 \mathrm{~K} \leq R_{1} \leq 1 \mathrm{M} \\ & 10 \mathrm{~K} \leq R_{2} \leq 1 \mathrm{M} \\ & 100 \mathrm{pF} \leq \mathrm{C}_{1} \leq .01 \mu \mathrm{~F} \end{aligned}$ | $\text { o input = } \mathrm{V}_{\mathrm{DD}} \text { ) }$ |

Figure 2. Design Information


## Typical Low-Pass Filters




Typically:

$$
\begin{aligned}
& R_{4} C_{2}=\frac{6 N}{f_{\max }}-\frac{N}{2 \pi \Delta f} \\
& \left(R_{3}+3,000 \Omega\right) C_{2}=\frac{100 N \Delta f}{f_{m a x}^{2}}-R_{4} C_{2} \\
& \Delta f=f_{\max }-f_{\min }
\end{aligned}
$$

NOTE: Sometimes R3 is split into two series resistors each $\mathrm{R} 3 \div 2$. A capacitor $\mathrm{C}_{C}$ is then placed from the midpoint to ground. The value for $\mathrm{C}_{\mathrm{C}}$ should be such that the corner frequency of this network does not significantly affect $\Omega_{\mathrm{n}}$. In Figure B , the ratio of R 3 to R 4 sets the damping, $R 4 \cong(0.1)(R 3)$ for optimum results.

| $\mathrm{N}=$ Total division ratio in feedback loop <br> $\mathrm{K} \phi=\mathrm{V}_{\mathrm{DD}} / \pi$ for Phase Comparator 1 <br> $\mathrm{K} \phi=\mathrm{V}_{\mathrm{DD}} / 4 \pi$ for Phase Comparator 2 $\mathrm{K}_{\mathrm{VCO}}=\frac{2 \pi \Delta \mathrm{fVCO}}{\mathrm{~V}_{\mathrm{DD}}-2 \mathrm{~V}}$ <br> for a typical design $\Omega_{\mathrm{n}} \cong \frac{2 \pi \mathrm{f}_{\mathrm{r}}}{10}$ (at phase detector input) $\zeta \cong 0.707$ | LOW-PASS FILTER |  |
| :---: | :---: | :---: |
|  | Filter A | Filter B |
|  | $\begin{aligned} & \omega_{\mathrm{n}}=\sqrt{\frac{\mathrm{K}_{\phi} \mathrm{KVCO}}{\mathrm{NR}_{3} \mathrm{C}_{2}}} \\ & \zeta=\frac{\mathrm{N} \omega_{\mathrm{n}}}{2 \mathrm{~K}_{\phi} \mathrm{K} \mathrm{VCO}} \\ & \mathrm{~F}(\mathrm{~s})=\frac{1}{\mathrm{R}_{3} \mathrm{C}_{2} \mathrm{~S}+1} \end{aligned}$ | $\begin{aligned} & \omega_{\mathrm{n}}=\sqrt{\frac{\mathrm{K}_{\phi} \mathrm{KVCO}}{\mathrm{NC}_{2}\left(\mathrm{R}_{3}+\mathrm{R}_{4}\right)}} \\ & \zeta=0.5 \omega_{\mathrm{n}}\left(\mathrm{R}_{3} \mathrm{C}_{2}+\frac{\mathrm{N}}{\mathrm{~K}_{\phi} \mathrm{K} V C O}\right) \\ & \mathrm{F}(\mathrm{~s})=\frac{\mathrm{R}_{3} \mathrm{C}_{2} \mathrm{~S}+1}{\mathrm{~S}\left(\mathrm{R}_{3} \mathrm{C}_{2}+\mathrm{R}_{4} \mathrm{C}_{2}\right)+1} \end{aligned}$ |

## Waveforms

## Phase Comparator 1




Note: for further information, see:
(1) F. Gardner, "Phase-Lock Techniques", John Wiley and Son, New York, 1966.
(2) G. S. Moschytz, "Miniature RC Filters Using Phase-Locked Loop", BSTJ, May, 1965.
(3) Garth Nash, "Phase-Lock Loop Design Fundamentals", AN-535, Motorola Inc.
(4) A. B. Przedpelski, "Phase-Locked Loop Design Articles", AR254, reprinted by Motorola Inc.

Figure 3. General Phase-Locked Loop Connections and Waveforms

## MC14046B

ORDERING INFORMATION

| Device | Package | Shipping $^{\dagger}$ |
| :--- | :---: | :---: |
| MC14046BDWG | SOIC-16 WB <br> (Pb-Free) | 47 Units / Tube |
| MC14046BDWR2G | SOIC-16 WB <br> (Pb-Free) | 1000 Units / Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.


SCALE 1：1


16日月
$X X X X X X X X X X X$
$X X X X X X X X X X X$ AWLYYWWG
－
1 昭昭昭
XXXXX＝Specific Device Code
A＝Assembly Location
WL＝Wafer Lot
YY＝Year
WW＝Work Week
$\mathrm{G} \quad=\mathrm{Pb}-$ Free Package
＊This information is generic．Please refer to device data sheet for actual part marking． $\mathrm{Pb}-$ Free indicator，＂ G ＂or microdot＂ r ＂，may or may not be present．Some products may not follow the Generic Marking．

## SOIC－16 WB CASE 751G ISSUE E

DATE 08 OCT 2021


1．DIMENSIDNING AND TQLERANCING PER ASME Y14．5M， 1994.
2．CINTRDLLING DIMENSIDN：MILLIMETERS
3．DIMENSIDN b DEES NDT INCLUDE DAMBAR PROTRUSIDN． ALLIWABLE PROTRUSIDN SHALL BE 0.13 TOTAL IN EXCESS DF B DIMENSIIN AT MAXIMUM MATERIAL CUNDITIUN．
4．DIMENSIONS D AND E DD NOT INCLUDE MLLD PROTRUSIONS．
5．MAXIMUM MDLD PROTRUSION GR FLASH TD BE 0.15 PER SIDE．

| DIM | MILLIMETERS |  |
| :--- | :--- | :---: |
|  | MIN． | MAX． |
| A | 2.35 | 2.65 |
| A1 | 0.10 | 0.25 |
| B | 0.35 | 0.49 |
| C | 0.23 | 0.32 |
| D | 10.15 | 10.45 |
| E | 7.40 | 7.60 |
| e | 1.27 |  |
| BSC |  |  |
| H | 10.05 | 10.55 |
| h | 0.53 |  |
| LEF |  |  |
| L | 0.50 | 0.90 |
| M | $0^{\circ}$ |  |

DETAIL A 2X SCALE


| DOCUMENT NUMBER： | 98ASB42567B | Electronic versions are uncontrolled except when accessed directly from the Document Repository． <br> Printed versions are uncontroled except when stamped＂CONTROLLED COPY＂in red． |
| ---: | :--- | :--- | :--- |
| DESCRIPTION： | SOIC－16 WB | PAGE 1 OF 1 |

[^0]onsemi, OnSeMi., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that onsemi was negligent regarding the design or manufacture of the part. onsemi is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com
onsemi Website: www.onsemi.com


[^0]:    onsemi and OnSemi are trademarks of Semiconductor Components Industries，LLC dba onsemi or its subsidiaries in the United States and／or other countries．onsemi reserves the right to make changes without further notice to any products herein．onsemi makes no warranty，representation or guarantee regarding the suitability of its products for any particular purpose，nor does onsemi assume any liability arising out of the application or use of any product or circuit，and specifically disclaims any and all liability，including without limitation special，consequential or incidental damages．onsemi does not convey any license under its patent rights nor the rights of others．

