## onsemi

## Integrated DC-DC Converter - Power over Ethernet and Telecom

## NCP1030, NCP1031

The NCP1030 and NCP1031 are a family of miniature high-voltage monolithic switching regulators with on-chip Power Switch and Startup Circuits. The NCP103x family incorporates in a single IC all the active power, control logic and protection circuitry required to implement, with minimal external components, several switching regulator applications, such as a secondary side bias supply or a low power dc-dc converter. This controller family is ideally suited for 48 V telecom, 42 V automotive and 12 V input applications. The NCP103x can be configured in any single-ended topology such as forward or flyback. The NCP1030 is targeted for applications requiring up to 3 W, and the NCP1031 is targeted for applications requiring up to 6 W.

The internal error amplifier allows the NCP103x family to be easily configured for secondary or primary side regulation operation in isolated and non-isolated configurations. The fixed frequency oscillator is optimized for operation up to 1 MHz and is capable of external frequency synchronization, providing additional design flexibility. In addition, the NCP103x incorporates individual line undervoltage and overvoltage detectors, cycle by cycle current limit and thermal shutdown to protect the controller under fault conditions. The preset current limit thresholds eliminate the need for external sensing components.


#### Features

- On Chip High 200 V Power Switch Circuit and Startup Circuit
- Internal Startup Regulator with Auxiliary Winding Override
- Operation up to 1 MHz
- External Frequency Synchronization Capability
- Frequency Fold-down Under Fault Conditions
- Trimmed ±2% Internal Reference
- Line Undervoltage and Overvoltage Detectors
- Cycle by Cycle Current Limit Using SENSEFET<sup>®</sup>
- Active LEB Circuit
- Overtemperature Protection
- Internal Error Amplifier
- Pb-Free Packages are Available


#### **Typical Applications**

- POE (Power Over Ethernet)/PD. Refer to Application Note AND8247.
- Secondary Side Bias Supply for Isolated dc-dc Converters
- Stand Alone Low Power dc-dc Converter
- Low Power Bias Supply
- Low Power Boost Converter









#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 19 of this data sheet.




Figure 1. NCP1030/31 Functional Block Diagram

Pin	Name	Function	Description
1	GND	Ground	Ground reference pin for the circuit.
2	CT	Oscillator Frequency Selection	An external capacitor connected to this pin sets the oscillator frequency up to 1 MHz. The oscillator can be synchronized to a higher frequency by charging or discharging $C_T$ to trip the internal 3.0 V/3.5 V comparator. If a fault condition exists, the power switch is disabled and the frequency is reduced by a factor of 7.
3	V <sub>FB</sub>	Feedback Input	The regulated voltage is scaled down to 2.5 V by means of a resistor divider. Regulation is achieved by comparing the scaled voltage to an internal 2.5 V reference.
4	COMP	Error Amplifier Compensation	Requires external compensation network between COMP and $V_{FB}$ pins. This pin is effectively grounded if faults are present.
5	OV	Line Overvoltage Shutdown	Line voltage ( $V_{in}$ ) is scaled down using an external resistor divider such that the OV voltage reaches 2.5 V when line voltage reaches its maximum operating voltage.
6	UV	Line Undervoltage Shutdown	Line voltage is scaled down using an external resistor divider such that the UV voltage reaches 2.5 V when line voltage reaches its minimum operating voltage.
7	V <sub>CC</sub>	Supply Voltage	This pin is connected to an external capacitor for energy storage. During Turn–On, the startup circuit sources current to charge the capacitor connected to this pin. When the supply voltage reaches $V_{CC(on)}$ , the startup circuit turns OFF and the power switch is enabled if no faults are present. An external winding is used to supply power after initial startup to reduce power dissipation. $V_{CC}$ should not exceed 16 V.
8	V <sub>DRAIN</sub>	Power Switch and Startup Circuits	This pin directly connects the Power Switch and Startup Circuits to one of the transformer windings. The internal High Voltage Power Switch Circuit is connected between this pin and ground. $V_{\text{DRAIN}}$ should not exceed 200 V.

#### FUNCTIONAL PIN DESCRIPTION




Figure 2. Pulse Width Modulation Timing Diagram




Figure 3. Auxiliary Winding Operation with Output Overload Timing Diagram

#### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Switch and Startup Circuits Voltage	V <sub>DRAIN</sub>	-0.3 to 200	V
Power Switch and Startup Circuits Input Current – NCP1030 – NCP1031	I <sub>DRAIN</sub>	1.0 2.0	A
V <sub>CC</sub> Voltage Range	V <sub>CC</sub>	–0.3 to 16	V
All Other Inputs/Outputs Voltage Range	V <sub>IO</sub>	–0.3 to 10	V
V <sub>CC</sub> and All Other Inputs/Outputs Current	I <sub>IO</sub>	100	mA
Operating Junction Temperature	TJ	-40 to 150	°C
Storage Temperature	T <sub>stg</sub>	-55 to 150	°C
Power Dissipation (T <sub>J</sub> = 25°C, 2.0 Oz., 1.0 Sq Inch Printed Circuit Copper Clad) DM Suffix, Plastic Package Case 846A D Suffix, Plastic Package Case 751 MN Suffix, Plastic Package Case 488AF		0.582 0.893 1.453	W
Thermal Resistance, Junction to Air (2.0 Oz., 1.0 Sq Inch Printed Circuit Copper Clad) DM Suffix, Plastic Package Case 846A D Suffix, Plastic Package Case 751 MN Suffix, Plastic Package Case 488AF	R <sub>θJA</sub>	172 112 69	°C/W

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

A. This device contains ESD protection circuitry and exceeds the following tests:

Pins 1-7: Human Body Model 2000V per MIL-STD-883, Method 3015.

Machine Model Method 200 V.

Pin 8 is connected to the High Voltage Startup and Power Switch Circuits and rated only to the maximum voltage rating of the part, or 200 V. B. This device contains Latchup protection and exceeds  $\pm$  100 mA per JEDEC Standard JESD78.

<b>DC ELECTRICAL CHARACTERISTICS</b> ( $V_{DRAIN}$ = 48 V, $V_{CC}$ = 12 V, $C_T$ = 560 pF, $V_{UV}$ = 3 V, $V_{OV}$ = 2 V, $V_{FB}$ = 2.3 V,
$V_{COMP}$ = 2.5 V, $T_{J}$ = -40°C to 125°C, typical values shown are for $T_{J}$ = 25°C unless otherwise noted.) (Note 1)

Characteristics	Symbol	Min	Тур	Max	Unit
STARTUP CONTROL					
Startup Circuit Output Current ( $V_{FB} = V_{COMP}$ ) NCP1030 $T_J = 25^{\circ}C$	I <sub>START</sub>				mA
$V_{CC} = 0 V$ $V_{CC} = V_{CC(on)} - 0.2 V$		10 6.0	12.5 8.6	15 12	
$T_{J} = -40^{\circ}C \text{ to } 125^{\circ}C$ $V_{CC} = 0 \text{ V}$ $V_{CC} = V_{CC(on)} - 0.2 \text{ V}$		8.0 2.0	-	16 13	
NCP1031 $T_J = 25^{\circ}C$					
$V_{CC} = 0 V$ $V_{CC} = V_{CC(on)} - 0.2 V$ $T_{J} = -40^{\circ}C \text{ to } 125^{\circ}C$		13 8.0	16 12	19 16	
$V_{CC} = 0 V$ $V_{CC} = V_{CC(on)} - 0.2 V$		11 4.0	-	21 18	
V <sub>CC</sub> Supply Monitor (V <sub>FB</sub> = 2.7 V) Startup Threshold Voltage (V <sub>CC</sub> Increasing) Minimum Operating V <sub>CC</sub> After Turn-on (V <sub>CC</sub> Increasing) Hysteresis Voltage	V <sub>CC(on)</sub> V <sub>CC(off)</sub> V <sub>CC(hys)</sub>	9.6 7.0 –	10.2 7.6 2.6	10.6 8.0 -	V
Undervoltage Lockout Threshold Voltage, $V_{CC}$ Decreasing ( $V_{FB} = V_{COMP}$ )	V <sub>CC(reset)</sub>	6.0	6.6	7.0	V
Minimum Startup Voltage (Pin 8) I <sub>START</sub> = 0.5 mA, V <sub>CC</sub> =V <sub>CC(on)</sub> – 0.2 V	V <sub>START(min)</sub>	_	16.8	18.5	V
ERROR AMPLIFIER					
Reference Voltage (V <sub>COMP</sub> = V <sub>FB</sub> , Follower Mode) $T_J = 25^{\circ}C$ $T_J = -40^{\circ}C$ to 125°C	V <sub>REF</sub>	2.45 2.40	2.5 2.5	2.55 2.60	V
Line Regulation (V <sub>CC</sub> = 8 V to 16 V, $T_J$ = 25°C)	REG <sub>LINE</sub>	-	1.0	5.0	mV
Input Bias Current (V <sub>FB</sub> = 2.3 V)	I <sub>VFB</sub>	-	0.1	1.0	μA
COMP Source Current	I <sub>SRC</sub>	80	110	140	μA
COMP Sink Current (V <sub>FB</sub> = 2.7 V)	I <sub>SNK</sub>	200	550	900	μA
COMP Maximum Voltage (I <sub>SRC</sub> = 0 μA)	V <sub>C(max)</sub>	4.5	-	_	V
COMP Minimum Voltage (I <sub>SNK</sub> = 0 $\mu$ A, V <sub>FB</sub> = 2.7 V)	V <sub>C(min)</sub>	-	-	1.0	V
Open Loop Voltage Gain	A <sub>VOL</sub>	-	80	_	dB
Gain Bandwidth Product	GBW	-	1.0	_	MHz
LINE UNDER/OVERVOLTAGE DETECTOR					
Undervoltage Lockout (V <sub>FB</sub> = V <sub>COMP</sub> ) Voltage Threshold (V <sub>in</sub> Increasing) Voltage Hysteresis Input Bias Current	V <sub>UV</sub> V <sub>UV(hys)</sub> I <sub>UV</sub>	2.400 0.075 -	2.550 0.175 0	2.700 0.275 1.0	V V μA
Overvoltage Lockout (V <sub>FB</sub> = V <sub>COMP</sub> ) Voltage Threshold (V <sub>in</sub> Increasing) Voltage Hysteresis Input Bias Current	V <sub>OV</sub> V <sub>OV(hys)</sub>	2.400 0.075	2.550 0.175 0	2.700 0.275 1.0	V V uA

V<sub>OV(hys)</sub> I<sub>OV</sub> Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 1. Production testing for NCP1030DMR2 is performed at 25°C only; limits at -40°C and 125°C are guaranteed by design.

0

μΑ

1.0

Input Bias Current


**DC ELECTRICAL CHARACTERISTICS** ( $V_{DRAIN}$  = 48 V,  $V_{CC}$  = 12 V,  $C_T$  = 560 pF,  $V_{UV}$  = 3 V,  $V_{OV}$  = 2 V,  $V_{FB}$  = 2.3 V,  $V_{COMP}$  = 2.5 V,  $T_J$  = -40°C to 125°C, typical values shown are for  $T_J$  = 25°C unless otherwise noted.) (Note 2)

Characteristics	Symbol	Min	Тур	Max	Unit
OSCILLATOR		•			
Frequency (C <sub>T</sub> = 560 pF, Note 3) $T_J = 25^{\circ}C$ $T_J = -40^{\circ}C$ to 125°C	f <sub>OSC1</sub>	275 260	300 -	325 325	kHz
Frequency (C <sub>T</sub> = 100 pF)	fosc2	-	800	_	kHz
Charge Current (V <sub>CT</sub> = 3.25 V)	I <sub>CT(C)</sub>	_	215	-	μA
Discharge Current (V <sub>CT</sub> = 3.25 V)	I <sub>CT(D)</sub>	-	645	-	μA
Oscillator Ramp Peak Valley	Vrpk V <sub>rvly</sub>		3.5 3.0	-	V
PWM COMPARATOR					
Maximum Duty Cycle	DC <sub>MAX</sub>	70	75	80	%
POWER SWITCH CIRCUIT					
Power Switch Circuit On–State Resistance (I <sub>D</sub> = 100 mA) NCP1030	R <sub>DS(on)</sub>				Ω
$T_{J} = 25^{\circ}C$ $T_{J} = 125^{\circ}C$ NCP1031		_	4.1 6.0	7.0 12	
$T_J = 25^{\circ}C$ $T_J = 125^{\circ}C$		-	2.1 3.5	3.0 6.0	
Power Switch Circuit and Startup Circuit Breakdown Voltage (I <sub>D</sub> = 100 μA, T <sub>J</sub> = 25°C)	V <sub>(BR)DS</sub>	200	-	-	V
Power Switch Circuit and Startup Circuit Off–State Leakage Current $(V_{DRAIN} = 200 V, V_{UV} = 2.0 V)$ $T_J = 25^{\circ}C$ $T_J = -40$ to $125^{\circ}C$	I <sub>DS(off)</sub>		13 -	25 50	μΑ
Switching Characteristics (V <sub>DS</sub> = 48 V, R <sub>L</sub> = 100 Ω) Rise Time Fall Time	t <sub>r</sub> t <sub>f</sub>		22 24		ns
CURRENT LIMIT AND OVER TEMPERATURE PROTECTION					
Current Limit Threshold ( $T_J = 25^{\circ}C$ ) NCP1030 (di/dt = 0.5 A/µs) NCP1031 (di/dt = 1.0 A/µs)	I <sub>LIM</sub>	350 700	515 1050	680 1360	mA
Propagation Delay, Current Limit Threshold to Power Switch Circuit Output (Leading Edge Blanking plus Current Limit Delay)	t <sub>PLH</sub>	_	100	-	ns
Thermal Protection (Note 4) Shutdown Threshold (T <sub>J</sub> Increasing) Hysteresis	T <sub>SHDN</sub> T <sub>HYS</sub>		150 45	-	°C
TOTAL DEVICE			-		•
Supply Current After UV Turn–On Power Switch Enabled Power Switch Disabled	I <sub>CC1</sub>	2.0	3.0	4.0	mA
Non–Fault condition ( $V_{FB} = 2.7 \text{ V}$ ) Fault Condition ( $V_{FB} = 2.7 \text{ V}$ )	I <sub>CC2</sub> I <sub>CC3</sub>		1.5 0.65	2.0 1.2	


2. Production testing for NCP1030DMR2 is performed at  $25^{\circ}$ C only; limits at  $-40^{\circ}$ C and  $125^{\circ}$ C are guaranteed by design.


3. Oscillator frequency can be externally synchronized to the maximum frequency of the device.


4. Guaranteed by design only.

















Figure 31. Secondary Side Bias Supply Configuration




Figure 32. Boost Circuit Configuration

#### **OPERATING DESCRIPTION**

#### Introduction

The NCP1030 and NCP1031 are a family of miniature monolithic voltage-mode switching regulators designed for isolated and non-isolated bias supply applications. The internal startup circuit and the MOSFET are rated at 200 V, making them ideal for 48 V telecom and 42 V automotive applications. In addition, the NCP103x family can operate from an existing 12 V supply. This controller family is optimized for operation up to 1 MHz.

The NCP103x family incorporates in a single IC all the active power, control logic and protection circuitry required to implement, with a minimum of external components, several switching regulator applications, such as a secondary side bias supply or a low power dc–dc converter.

The NCP1030 is available in the space saving Micro8<sup>™</sup> package and is targeted for applications requiring up to 3 W. The NCP1031 is targeted for applications up to 6 W and is available in the SO-8 package.

The NCP103x includes an extensive set of features including over temperature protection, cycle by cycle current limit, individual line under and overvoltage detection comparators with hysteresis, and regulator output undervoltage lockout with hysteresis, providing full protection during fault conditions. A description of each of the functional blocks is given below, and the representative block diagram is shown in Figure 2.

#### Startup Circuit and Undervoltage Lockout

The NCP103x contains an internal 200 V startup regulator that eliminates the need for external startup components. The startup regulator consists of a constant current source that supplies current from the input line (V<sub>in</sub>) to the capacitor on the V<sub>CC</sub> pin (C<sub>CC</sub>). Once the V<sub>CC</sub> voltage reaches approximately 10 V, the startup circuit is disabled and the Power Switch Circuit is enabled if no faults are present. During this self-bias mode, power to the NCP103x is supplied by the V<sub>CC</sub> capacitor. The startup regulator turns ON again once V<sub>CC</sub> reaches 7.5 V. This "7.5–10" mode of operation is known as Dynamic Self Supply (DSS). The NCP1030 and NCP1031 startup currents are 12 mA and 16 mA, respectively.

If  $V_{CC}$  falls below 7.5 V, the device enters a re-start mode. While in the re-start mode, the  $V_{CC}$  capacitor is allowed to discharge to 6.5 V while the Power Switch is enabled. Once the 6.5 V threshold is reached, the Power Switch Circuit is disabled and the startup regulator is enabled to charge the  $V_{CC}$  capacitor. The Power Switch is enabled again once the  $V_{CC}$  voltage reaches 10 V. Therefore, the external  $V_{CC}$ capacitor must be sized such that a voltage greater than 7.5 V is maintained on the  $V_{CC}$  capacitor while the converter output reaches regulation. Otherwise, the converter will enter the re-start mode. Equation (1) provides a guideline for the selection of the  $V_{CC}$  capacitor for a forward converter; Forward:

$$C_{CC} = \frac{cos^{-1} \left(1 - \frac{V_{OUT} \cdot N_P}{DC \cdot V_{in} \cdot N_S}\right) \times \sqrt{L_{OUT}C_{OUT}} \cdot I_{bias}}{2.6} \quad (eq. 1)$$

where,  $I_{bias}$  is the bias current supplied by the  $V_{CC}$  capacitor including the IC bias current ( $I_{CC1}$ ) and any additional current used to bias the feedback resistors (if used).

After initial startup, the  $V_{CC}$  pin should be biased above  $V_{CC(off)}$  using an auxiliary winding. This will prevent the startup regulator from turning ON and reduce power dissipation. Also, the load should not be directly connected to the  $V_{CC}$  capacitor. Otherwise, the load may override the startup circuit. Figure 33 shows the recommended configuration for a non-isolated flyback converter.




Figure 33. Non-Isolated Bias Supply Configuration

The maximum voltage rating of the startup circuit is 200 V. Power dissipation should be observed to avoid exceeding the maximum power dissipation of the package.

#### Error Amplifier

The internal error amplifier (EA) regulates the output voltage of the bias supply. It compares a scaled output voltage signal to an internal 2.5 V reference ( $V_{REF}$ ) connected to its non–inverting input. The scaled signal is fed into the feedback pin ( $V_{FB}$ ) which is the inverting input of the error amplifier.

The output of the error amplifier is available for frequency compensation and connection to the PWM comparator through the COMP pin. To insure normal operation, the EA compensation should be selected such that the EA frequency response crosses 0 dB below 80 kHz.

The error amplifier input bias current is less than 1  $\mu$ A over the operating range. The output source and sink currents are typically 110  $\mu$ A and 550  $\mu$ A, respectively.

Under load transient conditions, COMP may need to move from the bottom to the top of the  $C_T$  Ramp. A large current is required to complete the COMP swing if small resistors or large capacitors are used to implement the compensation network. In which case, the COMP swing will be limited by the EA sink current, typically 110  $\mu$ A. Optimum transient response is obtained if the compensation components allow COMP to swing across its operating range in 1 cycle.

#### Line Under and Overvoltage Detector

The NCP103x incorporates individual line undervoltage (UV) and overvoltage (OV) shutdown circuits. The UV and OV thresholds are 2.5 V. A fault is present if the UV is below 2.5 V or if the OV voltage is above 2.5 V. The UV/OV detectors incorporate 175 mV hysteresis to prevent noise from triggering the shutdown circuits.

The UV/OV circuits can be biased using an external resistor divider from the input line as shown in Figure 34. The UV/OV pins should be bypassed using a capacitor to prevent triggering the UV or OV circuits during normal switching operation.




Figure 34. UV/OV Resistor Divider from the Input Line

The resistor divider must be sized to enable the controller once  $V_{in}$  is within the required operating range. While a UV or OV fault is present, switching is not allowed and the COMP pin is effectively grounded.

Either of these comparators can be used for a different function if UV or OV functions are not needed. For example, the UV/OV detectors can be used to implement an enable or disable function. If positive logic is used, the enable signal is applied to the UV pin while the OV pin is grounded. If negative logic is used, the disable signal is applied to the OV pin while biasing the UV pin from  $V_{CC}$  using a resistor divider.

#### Oscillator

The oscillator is optimized for operation up to 1 MHz and its frequency is set by the external timing capacitor ( $C_T$ ) connected to the  $C_T$  pin. The oscillator has two modes of operation, free running and synchronized (sync). While in free running mode, an internal current source sequentially charges and discharges  $C_T$  generating a voltage ramp between 3.0 V and 3.5 V. Under normal operating conditions, the charge ( $I_{CT(C)}$ ) and discharge ( $I_{CT(D)}$ ) currents are typically 215  $\mu$ A and 645  $\mu$ A, respectively. The charge:discharge current ratio of 1:3 discharges  $C_T$  in 25 % of the total period. The Power Switch is disabled while  $C_T$  is discharging, guaranteeing a maximum duty cycle of 75 % as shown in Figure 35.





Figure 35. Maximum Duty Cycle vs COMP

Figure 18 shows the relationship between the operating frequency and  $C_T$ . If an UV fault is present, both  $I_{CT(C)}$  and  $I_{CT(D)}$  are reduced by a factor of 7, thus reducing the operating frequency by the same factor.

The oscillator can be synchronized to a higher frequency by capacitively coupling a synchronization pulse into the  $C_T$ pin. In sync mode, the voltage on the  $C_T$  pin needs to be driven above 3.5 V to trigger the internal comparator and complete the  $C_T$  charging period. However, pulsing the  $C_T$ pin before it reaches 3.5 V will reduce the p-p amplitude of the  $C_T$  Ramp as shown in Figure 36.



#### Figure 36. External Frequency Synchronization Waveforms

The oscillator frequency should be set no more that 25% below the target sync frequency to maintain an adequate voltage range and provide good noise immunity. A possible circuit to synchronize the oscillator is shown in Figure 37.




Figure 37. External Frequency Synchronization Circuit.

#### **PWM Comparator and Latch**

The Pulse Width Modulator (PWM) Comparator compares the error amplifier output (COMP) to the  $C_T$ Ramp and generates a proportional duty cycle. The Power Switch is enabled while the  $C_T$  Ramp is below COMP as shown in Figure 35. Once the  $C_T$  Ramp reaches COMP, the Power Switch is disabled. If COMP is at the bottom of the  $C_T$  Ramp, the converter operates at minimum duty cycle. While COMP increases, the duty cycle increases, until COMP reaches the peak of the  $C_T$  Ramp, at which point the controller operates at maximum duty cycle.

The  $C_T$  Charge Signal is filtered through a One Shot Pulse Generator to set the PWM Latch and enable switching at the beginning of each period. Switching is allowed while the  $C_T$  Ramp is below COMP and a current limit fault is not present.

The PWM Latch and Comparator propagation delay is typically 150 ns. If the system is designed to operate with a minimum ON time less than 150 ns, the converter will skip pulses. Skipping pulses is usually not a problem, unless operating at a frequency close to the audible range. Skipping pulses is more likely when operating at high frequencies during high line and minimum load condition.

A series resistor is included for ESD protection between the EA output and the COMP pin. Under normal operation, a 220 mV offset is observed between the  $C_T$  Ramp and the COMP crossing points. This is not a problem as the series resistor does not interact with the error amplifier transfer function.

#### **Current Limit Comparator and Power Switch Circuit**

The NCP103x monolithically integrates a 200 V Power Switch Circuit with control logic circuitry. The Power Switch Circuit is designed to directly drive the converter transformer. The characteristics of the Power Switch Circuit are well known. Therefore, the gate drive is tailored to control switching transitions and help limit electromagnetic interference (EMI). The Power Switch Circuit is capable of switching 200 V.

The Power Switch Circuit incorporates SENSEFET<sup>TM</sup> technology to monitor the drain current. A sense voltage is generated by driving a sense element,  $R_{SENSE}$ , with a current proportional to the drain current. The sense voltage is compared to an internal reference voltage on the non-inverting input of the Current Limit Comparator. If the sense voltage exceeds the reference level, the comparator resets the PWM Latch and switching is terminated. The NCP1030 and NCP1031 drain current limit thresholds are 0.5 A and 1.0 A, respectively.

Each time the Power Switch Circuit turns ON, a narrow voltage spike appears across  $R_{SENSE}$ . The spike is due to the Power Switch Circuit gate to source capacitance, transformer interwinding capacitance, and output rectifier recovery time. This spike can cause a premature reset of the PWM Latch. A proprietary active Leading Edge Blanking (LEB) Circuit masks the current signal to prevent the voltage spike from resetting the PWM Latch. The active LEB masks the current signal until the Power Switch turn ON transition is complete. The adaptive LEB period

provides better current limit control compared to a fixed blanking period.


The current limit propagation delay time is typically 100 ns. This time is measured from when an overcurrent fault appears at the Power Switch Circuit drain, to the start of the turn-off transition. Propagation delay must be factored in the transformer design to avoid transformer saturation.


#### Thermal Shutdown

Internal Thermal Shutdown circuitry is provided to protect the integrated circuit in the event the maximum junction temperature is exceeded. When activated, typically at 150°C, the Power Switch Circuit is disabled. Once the junction temperature falls below 105°C, the NCP103x is allowed to resume normal operation. This feature is provided to prevent catastrophic failures from accidental device overheating. It is not intended to be used as a substitute for proper heatsinking.

#### Application Considerations


A 2 W bias supply for a 48 V telecom system was designed using the NCP1030. The bias supply generates an isolated 12 V output. The circuit schematic is shown in Figure 38. Application Note AND8119/D describes the design of the bias supply.





#### VCC Excursion and Compensation

Some applications may regulate nodes that are not directly connected to VCC, such as the secondary or AUX1 shown in Figure 39. The regulation of another node can result in loose regulation of VCC. The result of loose regulation is that VCC can rise to unacceptable levels when a heavy load is applied to the regulated node and a relatively light load is applied to the VCC pin. The large voltage can lead to damage of the NCP1030/31 or other downstream parts.



The series resistor needs to be coupled with proper sizing of the auxiliary winding and VCC capacitance. The CAUX1 and CAUX2 should be approximately the same size where the CVCC should be between 1/10 to 1/100 the value of CAUX2. The smaller size of CVCC serves to reduce the amount of energy available to the internal clamping structures in the event of a large unforeseen over voltage. Proper sizing of capacitance and adding a series resistance can reduce the likelihood of an over voltage on the VCC, but cannot eliminate the possibility completely. A zener diode can be added along with the series resistance value calculated from Equation 2 which can be split into RC1 and RC2 as shown in Figure 41. If the OV pin is not used, it can be connected to the VCC node to monitor the voltage and suspend switching if the voltage exceeds a predefined level. The addition of the ROV1 and ROV2 will add a current draw from VAUX and will increase the voltage drop across RC.

(eq. 2)






Figure 41. Zener Clamp or OV Protection

The compensation of the NCP1031/30 should be completed with the loop response, the transient response, and the amplifier in mind. The amplifier can source 110  $\mu$ A and sink 550  $\mu$ A typical. Internally the current sink that pulls down the amplifier has an on resistance of 2.45 k $\Omega$  and an

ESD resistance of  $1.74 \text{ k}\Omega$  as shown in Figure 42. The two resistances combine to create a maximum pull down current that changes with comp voltage as shown in Figure 43 and Figure 44.







One source of overshoot in the system can occur during startup where the reference voltage starts at 2.5 V and the system PWM regulates to the desired output voltage. The power is limited to the system by the internally set current limit. Since the voltage feedback loop sees the output voltage is lower than it should be, the COMP voltage slews up to increase the duty cycle, but the duty cycle is controlled by the pulse by pulse current limit. Once regulated output voltage is reached, the current loop will maintain control for the time it takes the COMP pin to slew from 5 V to 3.25 V where the voltage loop takes control and the pulse by pulse current limit. The same is true for an overload or current limit. If the COMP voltage has reached a steady state value of 5 V, the required compensation value needed to slew from 5 V to 3.25 V is

shown in Equation 3. Equation 3 is true if the feedback node has very low impedance at 2.5 V. For comparison, the decay from 5 V to 3.25 V in network A occurs in 259 ns and network B occurs in 12.2  $\mu$ s although they have a very similar frequency response.

$$RC1 = \frac{V_{COMP\_INIT} - V_{COMP\_FINAL}}{I_{PULL\_DOWN}}$$
(eq. 3)  

$$3.5 \text{ k}\Omega = \frac{5 \text{ V} - 3.25 \text{ V}}{500 \,\mu\text{A}}$$
  
Time = CP  $\cdot \frac{V_{COMP\_INIT} - V_{COMP\_FINAL}}{I_{PULL\_DOWN}}$   

$$300 \text{ ns} = 100 \text{ pF} \cdot \frac{5 \text{ V} - 3.25 \text{ V}}{500 \,\mu\text{A}}$$




Figure 45. Compensation for Good Transient Response

When considering compensation and overshoot, the designer should follow a few rules for a better result.

- 1. If the current flowing through R1 and R2 is 10X larger than 620 μA then the RF and CF contribution to the large signal is small.
  - a.) If RF is small  $(1 \Omega 100 \Omega)$  there is only a small DC shift from RC1.
  - b.) To create a large DC shift down, increase RF (1 k $\Omega$  -10 k $\Omega$ ).

- 2. Keep CP small (CP < 1 nF) or it will slow the large signal response of the converter.
- 3. CF should be less than 22 nF.
- 4. RC1 should be 2.7 k < RC1 < 100 k.


#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NCP1030DMR2	Micro8	4000 / Tape & Reel
NCP1030DMR2G	Micro8 (Pb-Free)	4000 / Tape & Reel
NCP1031DR2	SOIC-8	2500 / Tape & Reel
NCP1031DR2G	SOIC-8 (Pb-Free)	2500 / Tape & Reel
NCP1031MNTXG	DFN8 (Pb-Free)	4000 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

SENSEFET is a registered trademark of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries.





details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON15232D Electronic versions are uncontrolled except when accessed directly from the Document Reposito Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.					
DESCRIPTION:	DESCRIPTION: DFN8, 4X4, 0.8P PAG					
ON Semiconductor and unarrest and a semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the without further notice reserves and unarrest date ON Semiconducts herein.						

ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

# onsemí



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	42564B Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION: SOIC-8 NB PAGE 1 OI						
the right to make changes without furth purpose, nor does <b>onsemi</b> assume ar	er notice to any products herein. <b>onsemi</b> make ny liability arising out of the application or use	LLC dba <b>onsemi</b> or its subsidiaries in the United States and/or other courses no warranty, representation or guarantee regarding the suitability of its proof any product or circuit, and specifically disclaims any and all liability, incle under its patent rights nor the rights of others.	oducts for any particular			

#### SOIC-8 NB CASE 751-07 **ISSUE AK**

STYLE 1: PIN 1. EMITTER COLLECTOR 2. 3. COLLECTOR 4. EMITTER 5. EMITTER BASE 6. 7 BASE EMITTER 8. STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN DRAIN 4. GATE 5. 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6 BASE. DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3 GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. DRAIN 8. STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. TXE 4. 5. RXE 6. VFF 7. GND 8. ACC STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 3 CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C REXT З. 4. GND 5. IOUT IOUT 6. IOUT 7. 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. 2 EMITTER, #1 BASE, #2 З. EMITTER, #2 4. 5 COLLECTOR, #2 COLLECTOR, #2 6.

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 3. 4 COLLECTOR, #2 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: GROUND PIN 1. BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND 6 BIAS 2 INPUT 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE 3 P-SOURCE P-GATE 4. P-DRAIN 5 6. P-DRAIN N-DRAIN 7. N-DRAIN 8. STYLE 18: PIN 1. ANODE ANODE 2. SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. CATHODE 8. STYLE 22 PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3 COMMON CATHODE/VCC 4. I/O LINE 3 COMMON ANODE/GND 5. 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND STYLE 26: PIN 1. GND 2 dv/dt З. ENABLE 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: DRAIN 1 PIN 1. DRAIN 1 2 GATE 2 З. SOURCE 2 4 SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5.

6.

7.

8 GATE 1

SOURCE 1/DRAIN 2

STYLE 3: PIN 1. DRAIN, DIE #1 DRAIN, #1 2. DRAIN, #2 З. DRAIN, #2 4. GATE, #2 5. SOURCE, #2 6. 7 GATE #1 8. SOURCE, #1 STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS THIRD STAGE SOURCE GROUND З. 4. 5. DRAIN 6. GATE 3 SECOND STAGE Vd 7. FIRST STAGE Vd 8. STYLE 11: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. З. GATE 2 4. 5. DRAIN 2 6. DRAIN 2 DRAIN 1 7. 8. DRAIN 1 STYLE 15: PIN 1. ANODE 1 2. ANODE 1 ANODE 1 3 ANODE 1 4. 5. CATHODE, COMMON CATHODE, COMMON CATHODE, COMMON 6. 7. CATHODE, COMMON 8. STYLE 19: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 MIRROR 1 8. STYLE 23: PIN 1. LINE 1 IN COMMON ANODE/GND COMMON ANODE/GND 2. 3 LINE 2 IN 4. LINE 2 OUT 5. COMMON ANODE/GND COMMON ANODE/GND 6. 7. 8. LINE 1 OUT STYLE 27: PIN 1. ILIMIT OVI O 2 UVLO З. 4. INPUT+ 5. 6. SOURCE SOURCE SOURCE 7. 8 DRAIN

#### DATE 16 FEB 2011

STYLE 4: PIN 1. 2. ANODE ANODE ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 З. BASE #2 COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE 2. 3. GATE 4. 5. DRAIN 6 DRAIN DRAIN 7. 8. DRAIN STYLE 16 EMITTER, DIE #1 PIN 1. 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE EMITTER 2. 3 COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE 6. CATHODE COLLECTOR/ANODE 7. 8. COLLECTOR/ANODE STYLE 28: PIN 1. SW\_TO\_GND 2. DASIC OFF DASIC\_SW\_DET З. 4. GND 5. 6. V MON VBULK 7. VBULK 8 VIN

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED				
DESCRIPTION:	DESCRIPTION: SOIC-8 NB		PAGE 2 OF 2			

onsem and of isor in are trademarks or semiconductor compension instructions, the do onsem or its subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced stat purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

7.

8

COLLECTOR, #1

COLLECTOR, #1





DOCUMENT NUMBER:	98ASB14087C	C Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.						
DESCRIPTION: MICRO8 PAGE 1								
ON Semiconductor reserves the right the suitability of its products for any pa	ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the							

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and calcular performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

#### TECHNICAL SUPPORT

onsemi Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative