## **Power MOSFET**

9.0 A, 52 V, N–Channel, Logic Level, Clamped MOSFET w/ESD Protection in a DPAK Package

#### Benefits

- High Energy Capability for Inductive Loads
- Low Switching Noise Generation

#### Features

- Diode Clamp Between Gate and Source
- ESD Protection HBM 5000 V
- Active Over–Voltage Gate to Drain Clamp
- Scalable to Lower or Higher R<sub>DS(on)</sub>
- Internal Series Gate Resistance
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

#### Applications

• Automotive and Industrial Markets: Solenoid Drivers, Lamp Drivers, Small Motor Drivers

#### **MAXIMUM RATINGS** (T<sub>J</sub> = $25^{\circ}$ C unless otherwise noted)

| Rating  | Symbol  | Value            | Unit |  |  |  |  |
|---|---|------------------|------|--|--|--|--|
| Drain-to-Source Voltage Internally Clamped  |   | 52–59            | V    |  |  |  |  |
| Gate-to-Source Voltage - Continuous   | V <sub>GS</sub>                                       | ±15              | V    |  |  |  |  |
| Drain Current – Continuous @ $T_A = 25^{\circ}C$<br>– Single Pulse ( $t_p = 10 \ \mu s$ )   |   | 9.0<br>35        | A    |  |  |  |  |
| Total Power Dissipation @ $T_A = 25^{\circ}C$   | PD  | 1.74             | W    |  |  |  |  |
| Operating and Storage Temperature Range   | T <sub>J</sub> , T <sub>stg</sub>                     | -55 to 175       | °C   |  |  |  |  |
| $      Single Pulse Drain-to-Source Avalanche \\       Energy - Starting T_J = 125^\circ C \\        (V_{DD} = 50 \text{ V}, I_{D(pk)} = 1.5 \text{ A}, V_{GS} = 10 \text{ V}, \\        R_G = 25 \Omega )      $ | E <sub>AS</sub>                                       | 160              | mJ   |  |  |  |  |
| Thermal Resistance, Junction-to-Case<br>Junction-to-Ambient (Note 1)<br>Junction-to-Ambient (Note 2)  | $f{R}_{	heta JC} \ f{R}_{	heta JA} \ f{R}_{	heta JA}$ | 5.2<br>72<br>100 | °C/W |  |  |  |  |
| Maximum Lead Temperature for Soldering<br>Purposes, 1/8" from Case for 10 seconds   | ΤL  | 260              | °C   |  |  |  |  |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. When surface mounted to a FR4 board using 1" pad size, (Cu area  $1.127 \text{ in}^2$ ).


 When surface mounted to a FR4 board using minimum recommended pad size, (Cu area 0.412 in<sup>2</sup>).



### **ON Semiconductor®**

#### www.onsemi.com

| V <sub>DSS</sub><br>(Clamped) | R <sub>DS(ON)</sub> TYP | I <sub>D</sub> MAX<br>(Limited) |
|-------------------------------|-------------------------|---------------------------------|
| 52 V                          | 90 mΩ                   | 9.0 A                           |



MARKING DIAGRAM YWW D9N 2[ DPAK xxxxxG CASE 369C **STYLE 2** Υ = Year 1 = Gate WW = Work Week 2 = Drain XXXXX = 05ACL or 05BCL 3 = Source G = Pb-Free Package 4 = Drain

#### ORDERING INFORMATION

| Device        | Package           | Shipping <sup>†</sup> |
|---------------|-------------------|-----------------------|
| NID9N05ACLT4G | DPAK<br>(Pb–Free) | 2500/Tape & Reel      |
| NID9N05BCLT4G | DPAK<br>(Pb–Free) | 2500/Tape & Reel      |

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

#### **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = $25^{\circ}C$ unless otherwise noted)

| Characteristic  |  | Symbol               | Min                | Тур                         | Max                          | Unit            |
|---|--|----------------------|--------------------|-----------------------------|------------------------------|-----------------|
| OFF CHARACTERISTICS   |  | <u>.</u>             |                    |                             |                              |                 |
| Drain-to-Source Breakdown Voltage (Note 3)<br>( $V_{GS} = 0 V$ , $I_D = 1.0 mA$ , $T_J = 25^{\circ}C$ )<br>( $V_{GS} = 0 V$ , $I_D = 1.0 mA$ , $T_J = -40^{\circ}C$ to 125°C)<br>Temperature Coefficient (Negative)   |  | V <sub>(BR)DSS</sub> | 52<br>50.8<br>-    | 55<br>54<br>–10             | 59<br>59.5<br>–              | V<br>V<br>mV/°C |
| Zero Gate Voltage Drain Curren $(V_{DS} = 40 \text{ V}, V_{GS} = 0 \text{ V})$ $(V_{DS} = 40 \text{ V}, V_{GS} = 0 \text{ V}, T_J =$  |  | I <sub>DSS</sub>     |                    |                             | 10<br>25                     | μΑ              |
| $ \begin{array}{l} \mbox{Gate-Body Leakage Current} \\ \mbox{(V}_{GS}=\pm 8 \mbox{ V}, \mbox{V}_{DS}=0 \mbox{ V}) \\ \mbox{(V}_{GS}=\pm 14 \mbox{ V}, \mbox{V}_{DS}=0 \mbox{ V}) \end{array} $  |  | I <sub>GSS</sub>     | -                  | _<br>±22                    | ±10<br>_                     | μΑ              |
| <b>ON CHARACTERISTICS</b> (Note   | 3)   | ·                    |                    |                             |                              | •               |
| $\begin{array}{l} \mbox{Gate Threshold Voltage (Note 3 \\ (V_{DS} = V_{GS}, I_D = 100 \ \mu A) \end{array} \\ \mbox{Threshold Temperature Coeffici} \end{array}$  |  | V <sub>GS(th)</sub>  | 1.3<br>-           | 1.75<br>-4.5                | 2.5<br>-                     | V<br>mV/°C      |
| Static Drain-to-Source On-Resistance (Note 3)<br>( $V_{GS} = 4.0 \text{ V}, I_D = 1.5 \text{ A}$ )<br>( $V_{GS} = 3.5 \text{ V}, I_D = 0.6 \text{ A}$ )<br>( $V_{GS} = 3.0 \text{ V}, I_D = 0.2 \text{ A}$ )<br>( $V_{GS} = 12 \text{ V}, I_D = 9.0 \text{ A}$ )<br>( $V_{GS} = 12 \text{ V}, I_D = 12 \text{ A}$ ) |  | R <sub>DS(on)</sub>  | -<br>-<br>70<br>67 | 153<br>175<br>-<br>90<br>95 | 181<br>364<br>1210<br>–<br>– | mΩ              |
| Forward Transconductance (No  | te 3) (V <sub>DS</sub> = 15 V, I <sub>D</sub> = 9.0 A)       | <b>9</b> FS          | -                  | 24                          | -                            | Mhos            |
| DYNAMIC CHARACTERISTICS   | 3  |                      |                    |                             | I                            |                 |
| Input Capacitance   |  | C <sub>iss</sub>     | -                  | 155                         | 250                          | pF              |
| Output Capacitance  | (V <sub>DS</sub> = 40 V, V <sub>GS</sub> = 0 V, f = 10 kHz)  | C <sub>oss</sub>     | _                  | 60                          | 100                          |                 |
| Transfer Capacitance  | 1  | C <sub>rss</sub>     | _                  | 25                          | 40                           |                 |
| Input Capacitance   |  | C <sub>iss</sub>     | -                  | 175                         | -                            | pF              |
| Output Capacitance  | (V <sub>DS</sub> = 25 V, V <sub>GS</sub> = 0 V, f = 10 kHz)  | C <sub>oss</sub>     | -                  | 70                          | -                            |                 |
| Transfer Capacitance  |  | C <sub>rss</sub>     | -                  | 30                          | -                            |                 |
| SWITCHING CHARACTERISTI   | CS (Note 4)  |                      |                    |                             |                              |                 |
| Turn–On Delay Time  |  | t <sub>d(on)</sub>   | -                  | 130                         | 200                          | ns              |
| Rise Time   | (V <sub>GS</sub> = 10 V, V <sub>DD</sub> = 40 V,             | t <sub>r</sub>       | -                  | 500                         | 750                          |                 |
| Turn–Off Delay Time   | $I_{\rm D} = 9.0 \text{ A}, \text{ R}_{\rm G} = 9.0 \Omega)$ | t <sub>d(off)</sub>  | _                  | 1300                        | 2000                         |                 |
| Fall Time   |  | t <sub>f</sub>       | _                  | 1150                        | 1850                         |                 |
| Turn–On Delay Time  |  | t <sub>d(on)</sub>   | _                  | 200                         | _                            | ns              |
| Rise Time   | (V <sub>GS</sub> = 10 V, V <sub>DD</sub> = 15 V,             | t <sub>r</sub>       | _                  | 500                         | -                            |                 |
| Turn–Off Delay Time   | $I_{D} = 1.5 \text{ A}, \text{ R}_{G} = 2 \text{ k}\Omega$   | t <sub>d(off)</sub>  | _                  | 2500                        | -                            |                 |
| Fall Time   |  | t <sub>f</sub>       | -                  | 1800                        | -                            |                 |
| Turn-On Delay Time  |  | t <sub>d(on)</sub>   | -                  | 120                         | -                            | ns              |
| Rise Time   | (V <sub>GS</sub> = 10 V, V <sub>DD</sub> = 15 V,             | t <sub>r</sub>       | _                  | 275                         | -                            |                 |
| Turn-Off Delay Time   | $I_D = 1.5 \text{ A}, \text{ R}_G = 50 \Omega$               | t <sub>d(off)</sub>  | _                  | 1600                        | -                            |                 |
| Fall Time   |  | t <sub>f</sub>       | _                  | 1100                        | _                            |                 |
| Gate Charge   |  | QT                   | _                  | 4.5                         | 7.0                          | nC              |
|   | $(V_{GS} = 4.5 V, V_{DS} = 40 V, I_{D} = 9.0 A)$ (Note 3)    | Q <sub>1</sub>       | _                  | 1.2                         | _                            |                 |
|   |  |                      | -                  | 2.7                         | -                            |                 |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Pulse Test: Pulse Width  $\leq$  300  $\mu$ s, Duty Cycle  $\leq$  2%. 4. Switching characteristics are independent of operating junction temperatures.

#### **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = $25^{\circ}$ C unless otherwise noted)


| Characteristic                 |   | Symbol          | Min         | Тур                    | Max           | Unit |
|--------------------------------|---|-----------------|-------------|------------------------|---------------|------|
| SWITCHING CHARACTERIS          | TICS (Note 4)   | 1               | L           |                        | L             |      |
| Gate Charge                    |   | Q <sub>T</sub>  | -           | 3.6                    | -             | nC   |
|                                | (V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 15 V,<br>I <sub>D</sub> = 1.5 A) (Note 3)       | Q <sub>1</sub>  | -           | 1.0                    | -             |      |
|                                |   | Q <sub>2</sub>  | -           | 2.0                    | -             |      |
| SOURCE-DRAIN DIODE CH          | ARACTERISTICS   |                 |             | ·                      |               |      |
| Forward On–Voltage             |   | V <sub>SD</sub> | -<br>-<br>- | 0.86<br>0.845<br>0.725 | 1.2<br>-<br>- | V    |
| Reverse Recovery Time          |   | t <sub>rr</sub> | -           | 700                    | -             | ns   |
|                                | (I <sub>S</sub> = 4.5 A, V <sub>GS</sub> = 0 V,<br>dI <sub>s</sub> /dt = 100 A/μs) (Note 3) | t <sub>a</sub>  | -           | 200                    | -             |      |
|                                |   | t <sub>b</sub>  | -           | 500                    | -             |      |
| Reverse Recovery Stored Charge |   | Q <sub>RR</sub> | -           | 6.5                    | -             | μC   |
| ESD CHARACTERISTICS            |   |                 |             |                        |               |      |
| Electro Otetic Discharge       | Lissee Beste Mestel (LIDM)  | FOD             | 5000        |                        |               | 14   |

| Electro–Static Discharge<br>Capability | Human Body Model (HBM) | ESD | 5000 | - | - | V |  |
|--|------------------------|-----|------|---|---|---|--|
|  | Machine Model (MM)     |     | 500  | _ | - |   |  |


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.


#### **TYPICAL PERFORMANCE CURVES**



#### **TYPICAL PERFORMANCE CURVES**












Figure 9. Resistive Switching Time Variation versus Gate Resistance



DRAIN-TO-SOURCE DIODE CHARACTERISTICS



#### SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance – General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (I<sub>DM</sub>) nor rated voltage (V<sub>DSS</sub>) is exceeded and the transition time (t<sub>r</sub>,t<sub>f</sub>) do not exceed 10 µs. In addition the total power averaged over a complete switching cycle must not exceed (T<sub>J(MAX)</sub> – T<sub>C</sub>)/(R<sub>θJC</sub>).

A Power MOSFET designated E–FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain–to–source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.





Figure 12. Thermal Response

# 



 
 DOCUMENT NUMBER:
 98AON10527D
 Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

 DESCRIPTION:
 DPAK (SINGLE GAUGE)
 PAGE 1 OF 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and calcular performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

#### TECHNICAL SUPPORT

onsemi Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative