ON Semiconductor

Is Now

Onsemi

To learn more about onsemi[™], please visit our website at <u>www.onsemi.com</u>

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product factures, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and asfety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or by customer's technical experts. onsemi products and actal performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiari

Power MOSFET 25 V, 45 A, Single N-Channel, DPAK

Features

- Planar Technology
- Low R_{DS(on)} to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- Optimized Gate Charge to Minimize Switching I
- Pb–Free Packages are Available

Applications

- VCORE DC–DC Buck Converter Applications
- Optimized for High Side Switching

			ON	l Sen
Ŧ				http://
L	osses		V _{(BR)DSS}	R
			25 V	12.5
			20 1	19 r
ec	1)			ľ
	Value	Unit		
	25	V		
	±20	V		Go—
	9.2	А		
	7.2	1		

MAXIMUM RATINGS (T_J = 25°C unless otherwise note

Param	eter		Symbol	Value	Unit
Drain-to-Source Volta	ge		V _{DSS}	25	V
Gate-to-Source Voltag	Gate-to-Source Voltage				V
Continuous Drain		$T_A = 25^{\circ}C$	I _D	9.2	А
Current (R _{θJA}) (Note 1)		$T_A = 85^{\circ}C$		7.2	
Power Dissipation $(R_{\theta JA})$ (Note 1)		$T_A = 25^{\circ}C$	PD	2.1	W
Continuous Drain		$T_A = 25^{\circ}C$	I _D	7.8	А
Current (R _{θJA}) (Note 2)	Steady	T _A = 85°C		6.0	
Power Dissipation $(R_{\theta JA})$ (Note 2)	State	$T_A = 25^{\circ}C$	PD	1.5	W
Continuous Drain		$T_C = 25^{\circ}C$	Ι _D	45	А
Current (R _{θJC}) (Note 1)		$T_C = 85^{\circ}C$		35	
Power Dissipation $(R_{\theta JC})$ (Note 1)		$T_C = 25^{\circ}C$	P _D	50	W
Pulsed Drain Current		= 25°C, : 10 μs	I _{DM}	180	A
Current Limited by Package	T _A =	= 25°C	I _{DmaxPkg}	45	A
Operating Junction and Temperature	Storage		T _J , T _{stg}	–55 to 175	°C
Source Current (Body I	Source Current (Body Diode)			45	А
Drain-to-Source (dv/dt)			dv/dt	8.0	V/ns
Single Pulse Drain–to–Source Avalanche Energy (T _J = 25°C, V _{DD} = 50 V, V _{GS} = 10 V, I _L = 6.32 A _{pk} , L = 1.0 mH, R _G = 25 Ω)			E _{AS}	20	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			ΤL	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Surface-mounted on FR4 board using 1 sq in pad, 1 oz Cu.


2. Surface-mounted on FR4 board using the minimum recommended pad size.




miconductor[®]

//onsemi.com

V _{(BR)DSS}	R _{DS(on)} TYP	I _D MAX
25 V	12.5 mΩ @ 10 V 45 A	
25 V	19 mΩ @ 4.5 V	40 A








MARKING DIAGRAMS

CASE 369AA

DPAK



ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case (Drain)	$R_{ extsf{ heta}JC}$	3.0	°C/W
Junction-to-Ambient - Steady State (Note 3)	$R_{ hetaJA}$	71.4	
Junction-to-Ambient - Steady State (Note 4)	$R_{ hetaJA}$	100	

ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise noted)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
OFE CHARACTERISTICS						

OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	V_{GS} = 0 V, I_D = 250 μ A		25			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J				-16		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V,	$T_J = 25^{\circ}C$			1.5	μΑ
		V _{DS} = 20 V	$T_J = 125^{\circ}C$			10	
Gate-to-Source Leakage Current	I _{GSS}	V_{DS} = 0 V, V_{GS} = ±20 V				±100	nA

ON CHARACTERISTICS (Note 5)

Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D = 250 \ \mu A$		1.0	1.7	2.0	V
Negative Threshold Temperature Coefficient	$V_{GS(TH)}/T_J$				-5.0		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	$V_{GS} = 11.5 \text{ V}$ $I_D = 30 \text{ A}$ $I_D = 15 \text{ A}$			12		mΩ
					11.7		
		V _{GS} = 10 V	I _D = 30 A		12.5	14	
			I _D = 30 A		21		
		V _{GS} = 4.5 V	I _D = 15 A		19	23	
Forward Transconductance	9 _{FS}	V _{DS} = 15 V, I _D = 15 A			15		S

CHARGES, CAPACITANCES AND GATE RESISTANCE


Input Capacitance	C _{iss}		610	750	pF
Output Capacitance	C _{oss}	V _{GS} = 0 V, f = 1.0 MHz, V _{DS} = 12 V	300		
Reverse Transfer Capacitance	C _{rss}		125		
Total Gate Charge	Q _{G(TOT)}		6.0	10	nC
Threshold Gate Charge	Q _{G(TH)}	V _{GS} = 4.5 V, V _{DS} = 15 V,	0.9		
Gate-to-Source Charge	Q _{GS}	I _D = 30 A	1.9		
Gate-to-Drain Charge	Q _{GD}		3.7		
Total Gate Charge	Q _{G(TOT)}		15		nC
Threshold Gate Charge	Q _{G(TH)}	V _{GS} = 11.5 V, V _{DS} = 15 V,	1.0		
Gate-to-Source Charge	Q _{GS}	I _D = 30 A	1.9		
Gate-to-Drain Charge	Q _{GD}		3.9		


Surface-mounted on FR4 board using 1 sq in pad, 1 oz Cu.
 Surface-mounted on FR4 board using the minimum recommended pad size.
 Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.


ELECTRICAL CHARACTERISTICS (continued) ($T_J = 25^{\circ}C$ unless otherwise noted)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
SWITCHING CHARACTERISTICS (No	te 6)						
Turn–On Delay Time	t _{d(on)}				8.2		ns
Rise Time	tr	V _{GS} = 4.5 V, V	√ _{DS} = 15 V,		9.6		
Turn-Off Delay Time	t _{d(off)}	I _D = 30 A, R	_G = 3.0 Ω		11.2		
Fall Time	t _f				6.8		
Turn-On Delay Time	t _{d(on)}				5.0		ns
Rise Time	tr	V _{GS} = 11.5 V,	V _{DS} = 15 V,		84		
Turn-Off Delay Time	t _{d(off)}	I _D = 30 A, R			15		
Fall Time	t _f				4.0		
DRAIN-SOURCE DIODE CHARACTE	RISTICS						
Forward Diode Voltage	V _{SD}	$V_{GS} = 0 V$, $T_{J} = 25^{\circ}C$			0.85	1.1	V
		$I_S = 30 \text{ A}$ $T_J =$	T _J = 125°C		0.71		
Reverse Recovery Time	t _{RR}				24		ns
Charge Time	ta	$V_{GS} = 0 V, dI_S/dI_S = 3$			14		
Discharge Time	t _b	.5 0	• • •		10.5		
Reverse Recovery Charge	Q _{RR}				14		nC
PACKAGE PARASITIC VALUES					•		
Source Inductance	L _S				2.49		
Drain Inductance	LD	Ta = 25C			0.02		nH
Gate Inductance	L _G	ia = 2	250		3.46		1
Gate Resistance	R _G	1			3.75		Ω

6. Switching characteristics are independent of operating junction temperatures.







V_{DS}, DRAIN-TO-SOURCE VOLTAGE (VOLTS)




Figure 12. Thermal Response


ORDERING INFORMATION

Order Number	Package	Shipping [†]
NTD50N03R	DPAK-3	75 Units / Rail
NTD50N03RG	DPAK-3 (Pb-Free)	75 Units / Rail
NTD50N03RT4	DPAK-3	2500 / Tape & Reel
NTD50N03RT4G	DPAK-3 (Pb-Free)	2500 / Tape & Reel
NTD50N03R-1	DPAK-3 Straight Lead	75 Units / Rail
NTD50N03R-1G	DPAK-3 Straight Lead (Pb-Free)	75 Units / Rail
NTD50N03R-35	DPAK–3 Straight Lead Trimmed (3.5 ± 0.15 mm)	75 Units / Rail
NTD50N03R-35G	DPAK–3 Straight Lead Trimmed (3.5 ± 0.15 mm) (Pb–Free)	75 Units / Rail

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS


DPAK CASE 369C-01 ISSUE O



NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH.

	INC	HES	MILLIN	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.235	0.245	5.97	6.22	
В	0.250	0.265	6.35	6.73	
С	0.086	0.094	2.19	2.38	
D	0.027	0.035	0.69	0.88	
Е	0.018	0.023	0.46	0.58	
F	0.037	0.045	0.94	1.14	
G	0.180	BSC	4.58	BSC	
н	0.034	0.040	0.87	1.01	
J	0.018	0.023	0.46	0.58	
ĸ	0.102	0.114	2.60	2.89	
L	0.090	BSC	2.29	BSC	
R	0.180	0.215	4.57	5.45	
S	0.025	0.040	0.63	1.01	
U	0.020		0.51		
v	0.035	0.050	0.89	1.27	
Z	0.155		3.93		


SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

> DPAK CASE 369D-01 **ISSUE B**

> > Ζ




NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH.

	INC	HES	MILLIN	IETERS			
DIM	MIN	MAX	MIN	MAX			
Α	0.235	0.245	5.97	6.35			
В	0.250	0.265	6.35	6.73			
С	0.086	0.094	2.19	2.38			
D	0.027	0.035	0.69	0.88			
Е	0.018	0.023	0.46	0.58			
F	0.037	0.045	0.94	1.14			
G	0.090	BSC	2.29	BSC			
Н	0.034	0.040	0.87	1.01			
J	0.018	0.023	0.46	0.58			
κ	0.350	0.380	8.89	9.65			
R	0.180	0.215	4.45	5.45			
S	0.025	0.040	0.63	1.01			
V	0.035	0.050	0.89	1.27			
Ζ	0.155		3.93				
STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN							

PACKAGE DIMENSIONS

3 IPAK, STRAIGHT LEAD CASE 369AC-01 ISSUE O



NOTES:

1.. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

- CONTROLLING DIMENSION: INCH.
 SEATING PLANE IS ON TOP OF
- DAMBAR POSITION. DIMENSION A DOES NOT INCLUDE
- 4. DAMBAR POSITION OR MOLD GATE.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.245	5.97	6.22
В	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
Е	0.018	0.023	0.46	0.58
F	0.037	0.043	0.94	1.09
G	0.090 BSC		2.29 BSC	
Н	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
Κ	0.134	0.142	3.40	3.60
R	0.180	0.215	4.57	5.46
٧	0.035	0.050	0.89	1.27
W	0.000	0.010	0.000	0.25

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082-1312 USA Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.